ACM Home Page
Please provide us with feedback. Feedback
Interactive presentation: An FPGA implementation of decision tree classification
Full text PdfPdf (193 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents
Nice, France
SESSION: IP designs for media processing and other computational intensive kernels table of contents
Pages: 189 - 194  
Year of Publication: 2007
ISBN:978-3-9810801-2-4
Authors
Ramanathan Narayanan  Northwestern University, Evanston, IL
Daniel Honbo  Northwestern University, Evanston, IL
Gokhan Memik  Northwestern University, Evanston, IL
Alok Choudhary  Northwestern University, Evanston, IL
Joseph Zambreno  Iowa State University, Ames, IA
Sponsors
: IEEE Council on Electronic Design Automation (CEDA)
SIGDA: ACM Special Interest Group on Design Automation
: The EDA Consortium
EDAA : European Design and Automation Association
RAS : RAS
: The IEEE Computer Society TTTC
: ECSI
Publisher
EDA Consortium  San Jose, CA, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 42,   Citation Count: 0
Additional Information:

abstract   references   collaborative colleagues  

Tools and Actions: Review this Article  

ABSTRACT

Data mining techniques are a rapidly emerging class of applications that have widespread use in several fields. One important problem in data mining is Classification, which is the task of assigning objects to one of several predefined categories. Among the several solutions developed, Decision Tree Classification (DTC) is a popular method that yields high accuracy while handling large datasets. However, DTC is a computationally intensive algorithm, and as data sizes increase, its running time can stretch to several hours. In this paper, we propose a hardware implementation of Decision Tree Classification. We identify the compute-intensive kernel (Gini Score computation) in the algorithm, and develop a highly efficient architecture, which is further optimized by reordering the computations and by using a bitmapped data structure. Our implementation on a Xilinx Virtex-II Pro FPGA platform (with 16 Gini units) provides up to 5.58x performance improvement over an equivalent software implementation.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
 
4
J. Catlett. Megainduction: Machine learning on very large databases. Ph.D Thesis, University of Sydney, 1991.
 
5
M. Estlick, M. Leeser, J. Szymanski, and J. Theiler. Algorithmic transformations in the implementation of k-means clustering on reconfigurable hardware. In Proc. of the IEEE Symposium on Field Programmable Custom Computing Machines(FCCM), 2001.
 
6
 
7
 
8
 
9
C. Wolinski, M. Gokhale, and K. McCabe. A reconfigurable computing fabric. In Proc. of the Engineering of Recongurable Systems and Algorithms Conference (ERSA), 2004.
 
10
J. Zambreno, B. Ozisikyilmaz, J. Pisharath, G. Memik, and A. Choudhary. Performance characterization of data mining applications using MineBench. In Proc. of the Workshop on Computer Architecture Evaluation using Commercial Work-loads (CAECW), 2006.
Collaborative Colleagues:
Ramanathan Narayanan: colleagues
Daniel Honbo: colleagues
Gokhan Memik: colleagues
Alok Choudhary: colleagues
Joseph Zambreno: colleagues