Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices

ABSTRACT

In this paper, an approach that uses dynamic voltage scaling (DVS) to reduce the configuration energy of runtime reconfigurable devices is proposed. The basic idea is to use configuration prefetching and parallelism to create excessive system idle time and apply DVS on the configuration process when such idle time can be utilized. A genetic algorithm is developed to solve the task scheduling and voltage assignment problem. With real applications, the results show that up to 19.3% of configuration energy can be reduced. When considering the reduction of the configuration energy, the results show that using more computation resources is more favorable when the configuration latency is relatively small, and using more configuration controllers is more favorable for relatively large latency.

REFERENCES

• 1: Scott Hauck, Configuration prefetch for single context reconfigurable coprocessors, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.65-74, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275121]
• 2: Zhiyuan Li , Katherine Compton , Scott Hauck, Configuration Caching Management Techniques for Reconfigurable Computing, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.22, April 17-19, 2000
• 3: Xilinx, datasheet and application notes, www.xilinx.com.
• 4: Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000 [doi>10.1109/12.859540]
• 5: T. D. Burd, et al, "A dynamic voltage scaled microprocessor system", IEEE JSSC, vol. 35, no. 11. pp. 1571--1580, 2000.
• 6: Yang Qu , Juha-Pekka Soininen , Jari Nurmi, A parallel configuration model for reducing the run-time reconfiguration overhead, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 7: Y. Lin, F. Li, and L. He, "Circuits and architectures for FPGA with configurable supply voltage", IEEE Trans. on VLSI, vol. 13, no. 9, pp. 1037--1047, 2005.
• 8: John H. Holland, Adaptation in natural and artificial systems, MIT Press, Cambridge, MA, 1992
• 9: Ricardo C. Corrêa , Afonso Ferreira , Pascal Rebreyend, Scheduling Multiprocessor Tasks with Genetic Algorithms, IEEE Transactions on Parallel and Distributed Systems, v.10 n.8, p.825-837, August 1999 [doi>10.1109/71.790600]