Comparison and analysis of software and directory coherence schemes

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Comparison and analysis of software and directory coherence schemes

Full text

Pdf (1.17 MB)

Source

Conference on High Performance Networking and Computing archive
Proceedings of the 1991 ACM/IEEE conference on Supercomputing table of contents

Albuquerque, New Mexico, United States

Pages: 818 - 829

Year of Publication: 1991

ISBN:0-89791-459-7

Authors

Yung-Chin Chen	Center for Supercomputing Research and Development, University of Illinois at Urbana-Champaign, 305 Talbot-104 South Wright Street, Urbana, Illinois
Alexander V. Veidenbaum	Center for Supercomputing Research and Development, University of Illinois at Urbana-Champaign, 305 Talbot-104 South Wright Street, Urbana, Illinois

Sponsors

IEEE : Institute of Electrical and Electronics Engineers
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 11, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/125826.126200 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	AB84	James Archibald , Jean Loup Baer, An economical solution to the cache coherence problem, Proceedings of the 11th annual international symposium on Computer architecture, p.355-362, January 1984
	AB86	James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986 [doi>10.1145/6513.6514]
	ASHH88	A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, United States
	CF78	L.M. Censier and P. Feautrier. A New Solution to Choerence Problems in Multicache Systems. Transactions on Computers, C-27, November 1978.
	CKM88	R. Cytron, S. Karlovsky, and K.P. McAuliffe. Automatic Management of Programmable Caches. In Inlernalional Conference on Parallel Processing, 1988.
	CKPK90	George Cybenko , Lyle Kipp , Lynn Pointer , David Kuck, Supercomputer performance evaluation and the Perfect Benchmarks, Proceedings of the 4th international conference on Supercomputing, p.254-266, June 11-15, 1990, Amsterdam, The Netherlands
	CV88	H. Cheong , A. V. Vaidenbaum, A cache coherence scheme with fast selective invalidation, Proceedings of the 15th Annual International Symposium on Computer architecture, p.299-307, May 30-June 02, 1988, Honolulu, Hawaii, United States
	CV89	Hoichi Cheong , Alex Veidenbaum, A version control approach to Cache coherence, Proceedings of the 3rd international conference on Supercomputing, p.322-330, June 05-09, 1989, Crete, Greece [doi>10.1145/318789.318824]
	CV91a	Yung-Chin Chen , Alexander V. Veidenbaum, A software coherence scheme with the assistance of directories, Proceedings of the 5th international conference on Supercomputing, p.284-294, June 17-21, 1991, Cologne, West Germany [doi>10.1145/109025.109095]
	CV91b	Y.-C. Chen and A. Veidenbaum. An Improved Write Buffer Design for a Write- Through Cache. Technical Report 1105, Center for Supercomputing Research and Development, University of Illinois at Urbana-Champaign, 1991.
	CV91c	Y.-C. Chen and A. Veidenbaum. Comparison and Analysis of Software and Directory Coherence Schemes. Technical Report 1055, Center for Supercomputing Research and Development, University of Illinois at Urbana-Champnign, 1991.
	DRPS87	F. Darema-Rogers, G. F. Pfister, and K. So. Memory Access Patterns of Parallel Scientific Programs. In MMSC, 1987.
	EK88	S. J. Eggers , R. H. Katz, A characterization of sharing in parallel programs and its application to coherency protocol evaluation, Proceedings of the 15th Annual International Symposium on Computer architecture, p.373-382, May 30-June 02, 1988, Honolulu, Hawaii, United States
	EK89	S. J. Eggers , R. H. Katz, The effect of sharing on the cache and bus performance of parallel programs, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.257-270, April 03-06, 1989, Boston, Massachusetts, United States
	GKLS83	D. Gajski, D. Kuek, D. Lawrie, and A. Sameh. Cedar - A Large Scale Multiprocessor. In International Conference on Parallel Processing, 1983.
	LY91	David J. Lilja , Pen-Chung Yew, Combining hardware and software cache coherence strategies, Proceedings of the 5th international conference on Supercomputing, p.274-283, June 17-21, 1991, Cologne, West Germany [doi>10.1145/109025.109093]
	LYL87	R. L. Lee , P. C. Yew , D. H. Lawrie, Multiprocessor cache design considerations, Proceedings of the 14th annual international symposium on Computer architecture, p.253-262, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30379]
	MB89	S.L. Min and J.-L. Baer. A Timestampbased Cache Coherence Scheme. In International Conference on Parallel Processing, August 1989.
	MB90	S.L. Min and J.-L. Baer. A Performance Comparison of Directory-Based and Timestnmp-Based Cache Coherence Schemes. In International Conference on Parallel Processing, 1990.
	OA89	S. Owicki , A. Agarwal, Evaluating the performance of software cache coherence, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.230-242, April 03-06, 1989, Boston, Massachusetts, United States
	PP84	Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984
	SD87	C. Scheurich , M. Dubois, Correct memory operation of cache-based multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.234-243, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30377]
	Tan76	C.K. Tang. Cache System Design in the Tightly Coupled Multiprocessor System. In AFIPS National Computer Conference, 1976.
	TLH90	J. Torrellas, M. S. Lam, and L. Hennessy. Measurement, Analysis, and Improvement of the Cache Behavior of Shared Data in Cache Coherent Multiprocessors. Technical report, Stanford University, 1990.
	Vei86	A.V. Veidenbaum. A Compiler-assisted Cache Coherence Solution for Multiprocessots. In international Conference on Parallel Processing, August 1986.
	WG89	W. Weber , A. Gupta, Analysis of cache invalidation patterns in multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.243-256, April 03-06, 1989, Boston, Massachusetts, United States

CITED BY 2

	Farnaz Mounes-Toussi , David J. Lilja , Zhiyuan Li, An evaluation of a compiler optimization for improving the performance of a coherence directory, Proceedings of the 8th international conference on Supercomputing, p.75-84, July 11-15, 1994, Manchester, England
	Edward H. Gornish , Alexander Veidenbaum, An Integrated Hardware/Software Data Prefetching Scheme for Shared-Memory Multiprocessors, International Journal of Parallel Programming, v.27 n.1, p.35-70, Feb. 1999