Measurement of memory access contentions in multiple vector processor systems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Measurement of memory access contentions in multiple vector processor systems

Full text

Pdf (936 KB)

Source

Conference on High Performance Networking and Computing archive
Proceedings of the 1991 ACM/IEEE conference on Supercomputing table of contents

Albuquerque, New Mexico, United States

Pages: 806 - 817

Year of Publication: 1991

ISBN:0-89791-459-7

Authors

Ingrid Y. Bucher	Computer Research Group, Los Alamos National Laboratory, Los Alamos, NM
Margaret L. Simmons	Computer Research Group, Los Alamos National Laboratory, Los Alamos, NM

Sponsors

IEEE : Institute of Electrical and Electronics Engineers
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 8, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/125826.126197 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Ingrid Y. Bucher , Donald A. Calahan, Access conflicts in multiprocessor memories queueing models and simulation studies, Proceedings of the 4th international conference on Supercomputing, p.428-438, June 11-15, 1990, Amsterdam, The Netherlands
	2	I. Y. Bucher , D. A. Calahan, Models of Access Delays in Multiprocessor Memories, IEEE Transactions on Parallel and Distributed Systems, v.3 n.3, p.270-280, May 1992 [doi>10.1109/71.139201]
	3	Cray Research, Inc., CRAY X-MP Computer Systems Hardware Manual, "Four Processor Mainframe Reference Manual," #HR-0097 (1985).
	4	Cray Research, Inc., CRAY Y-MP Hardware Manual, "CRAY Y-MP System Programmer Reference Manual," #CSM-0400-000 (1988).
	5	Robert Numrich, "The CRAY-2 Common Memory," Cray Research Inc. internal report, #HN-2043, (1988).
	6	Jack J. Dongarra , Stanley C. Eisenstat, Squeezing the most out of an algorithm in CRAY FORTRAN, ACM Transactions on Mathematical Software (TOMS), v.10 n.3, p.219-230, Sept. 1984 [doi>10.1145/1271.319413]
	7	Ingrid Y. Bucher , Margaret L. Simmons, A close look at vector performance of register-to-register vector computers and a new model, Proceedings of the 1987 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.39-45, May 11-14, 1987, Banff, Alberta, Canada
	8	Ingrid Y. Bucher, The computational speed of supercomputers, Proceedings of the 1983 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.151-165, August 29-31, 1983, Minneapolis, Minnesota, United States [doi>10.1145/800040.801403]
	9	D.A. Calahan and D. H. Bailey, "Measurement and Analysis of Memory Conflicts in Vector Multiprocessors," in Performance Evaluation of Supercomputers, J. L. Martin, Ed., Elsevier, 1988.
	10	D. T. Harper, III , J. R. Jump, Vector access performance in parallel memories using skewed storage scheme, IEEE Transactions on Computers, v.36 n.12, p.1440-1449, Dec. 1987 [doi>10.1109/TC.1987.5009496]
	11	A. Norton and E. Melton, " A Class of Boolean Transformations for Conflict-Free Power-of-Two Stride Access," in Proc. Int. Conf. Parallel Processing 1987, pp. 247-254, 1EEE Computer Society Press, 1987.
	12	Ram Raghavan , John P. Hayes, On randomly interleaved memories, Proceedings of the 1990 conference on Supercomputing, p.49-58, October 1990, New York, New York, United States

CITED BY 7

	R. W. Numrich, Memory contention for shared memory vector multiprocessors, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.316-325, November 16-20, 1992, Minneapolis, Minnesota, United States
	Montse Peiron , Mateo Valero , Eduard Ayguadé , Tomás Lang, Vector multiprocessors with arbitrated memory access, ACM SIGARCH Computer Architecture News, v.23 n.2, p.243-252, May 1995
	I. Y. Bucher , D. A. Calahan, Models of Access Delays in Multiprocessor Memories, IEEE Transactions on Parallel and Distributed Systems, v.3 n.3, p.270-280, May 1992
	Guy E. Blelloch , Phillip B. Gibbons , Yossi Matias , Marco Zagha, Accounting for Memory Bank Contention and Delay in High-Bandwidth Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.8 n.9, p.943-958, September 1997
	Benjamin Charny, Matrix Partitioning on a Virtual Shared Memory Parallel Machine, IEEE Transactions on Parallel and Distributed Systems, v.7 n.4, p.343-355, April 1996
	Tong Sun , Qing Yang, A Comparative Analysis of Cache Designs for Vector Processing, IEEE Transactions on Computers, v.48 n.3, p.331-344, March 1999
	Qing Yang , Tao Yang, A Memory Interference Model for Regularly Patterned Multiple Stream Vector Accesses, IEEE Transactions on Parallel and Distributed Systems, v.6 n.5, p.520-530, May 1995