|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
K. Gunther, "Prevention of deadlocks in packetswitched data transport system," IEEE Transaclzons on Communications, vol. com-29, April 1981.
|
| |
2
|
P. Merlin and P. Schweitzer, "Deadlock avoidance in store-and-forward networks. 1' Store-andforward deadlock," IEEE Transactions on Communications, vol. 28, March 1980.
|
| |
3
|
W. Dally and C. Seitz, "Deadlock-free routing in multiprocessor interconnection network," 5206:TR:86, Computer Science Department, California Institute of Technology, 1986.
|
 |
4
|
Gustavo D. Pifarré , Luis Gravano , Sergio A. Felperin , Jorge L. C. Sanz, Fully-adaptive minimal deadlock-free packet routing in hypercubes, meshes, and other networks, Proceedings of the third annual ACM symposium on Parallel algorithms and architectures, p.278-290, July 21-24, 1991, Hilton Head, South Carolina, United States
[doi> 10.1145/113379.113405]
|
 |
5
|
|
| |
6
|
L. G. Valiant, "Optimality of a two-phase strategy for routing in interconnection networks," March 1982.
|
 |
7
|
|
| |
8
|
A. Ranade, "How to emulate shared memory," in Foundations of Computer Science, pp. 185- 194, 1985.
|
 |
9
|
|
| |
10
|
M. Fulgham, R. Cypher, and J. Sanz, "A comparison of SIMD hypercube routing strategies," RJ 7722 (71587), IBM Almaden Research Center, 1990.
|
| |
11
|
T. Leighton, D. Lisinski, and B. Maggs, "Empirical evaluation of randomly-wired multistage networks," in ICCD'90, 1990.
|
 |
12
|
|
 |
13
|
|
| |
14
|
J. Patel, "Performance of processor-memory interconnections for multiprocessors," IEEE Transactions on Compulers, vol. c-30, pp. 771-780, October 1981.
|
| |
15
|
C. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors," IEEE Transactions on Computers, vol. c-32, pp. 1091-1098, December 1983.
|
| |
16
|
D. Dins and J. Jump, "Analisys and simulations of buffered delta networks," IEEE Transactions on Computers, vol. c-30, pp. 273-282, April 1981.
|
| |
17
|
G. Pfister and V. Norton, "'hot spot' contention and combining in multistage interconnection networks," IEEE Transactions on Computers, vol. c- 34, pp. 943-948, October 1985.
|
| |
18
|
S. Felperin and J. Sanz, "Simulation Results on the Performance of Fully-Adaptive Minimal Deadlock-Free Routing for Meshes and Hypercubes," TR:91-06, IBM Argentina, CRAAG, March 1991.
|
| |
19
|
L. Gravano, G. Pifarr6, and J. Sanz, "Adaptive Worm-hole' Lting in Tori and Hypercubes," TR:91-1 .8M Argentina - CRAAG, March 1991.
|
| |
20
|
|
| |
21
|
J. Ngai and C. Seitz, "Adaptive routing in multicomputers," in Opportunities and constraints of parallel computing (J. Sanz, ed.), Springer Verlag, New York, 1989.
|
| |
22
|
|
CITED BY 11
|
|
|
|
|
|
|
|
G. D. Pifarré , L. Gravano , S. A. Felperin , J. L. C. Sanz, Fully Adaptive Minimal Deadlock-Free Packet Routing in Hypercubes, Meshes, and other Networks: Algorithms and Simulations, IEEE Transactions on Parallel and Distributed Systems, v.5 n.3, p.247-263, March 1994
|
|
|
Pablo E. Berman , Luis Gravano , Gustavo D. Pifarré , Jorge L. C. Sanz, Adaptive deadlock- and livelock-free routing with all minimal paths in Torus networks, Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, p.3-12, June 29-July 01, 1992, San Diego, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|