Using Lookahead to reduce memory bank contention for decoupled operand references

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Using Lookahead to reduce memory bank contention for decoupled operand references

Full text

Pdf (1.09 MB)

Source

Conference on High Performance Networking and Computing archive
Proceedings of the 1991 ACM/IEEE conference on Supercomputing table of contents

Albuquerque, New Mexico, United States

Pages: 187 - 196

Year of Publication: 1991

ISBN:0-89791-459-7

Authors

Peter L. Bird	Advanced Computer Research Institute, 1, Blvd Vivier-Merle, 69443 Lyon, Cedex 03 France
Richard A. Uhlig	Advanced Computer Architecture Lab., EECS Department, University of Michigan, Ann Arbor, MI

Sponsors

IEEE : Institute of Electrical and Electronics Engineers
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 2, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/125826.125938 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
	2	D. Anderson, F. Sparacio and R. Tomasulo, "The IBM System/360 Model 91: Philosophy and Instruction-Handling, " IBM Journal of Research and Development 11(1), pp 8-24, January 1967.
	3	Utpal K. Banerjee, Dependence Analysis for Supercomputing, Kluwer Academic Publishers, Norwell, MA, 1988
	4	L. Borland, G. Granito, A. Marcotte, B. Messina and 3. Smith, "The IBM System/a60 Model 91: Storage System", IBM journal of Research and Development 11(1), pp 54-68, January 1967.
	5	R. Butel, "Conflicts between Two Vector Transfers," Technical Report #RR418, INRIA, Paris, France, June 1985.
	6	D. Chang et al, "On the Effective Bandwidth of Parallel Memories", IEEE Transactions on Computers C-26(5), pp 480-490, May 1977.
	7	3. Frailong, W. 3alby and 3. Lenfant, "XOR Schemes: a flexible data organization in Parallel Memories," Proceedings of the International Conference on Parallel Processing, pp 276-283, 1985.
	8	Monica S. Lam, A Systolic Array Optimizing Compiler, Kluwer Academic Publishers, Norwell, MA, 1989
	9	D. Lawrie and C. Vora, "The Prime Memory System for Array Access," IEEE Transactions on Computers C-31(5), pp435-442, May 1982.
	10	P. Kogge, The Architecture of Pipelined Computers, McGraw-Hill, 1981.
	11	D. J. Kuck , R. H. Kuhn , D. A. Padua , B. Leasure , M. Wolfe, Dependence graphs and compiler optimizations, Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.207-218, January 26-28, 1981, Williamsburg, Virginia [doi>10.1145/567532.567555]
	12	A. Lichnewsky, Personal Communication, June 1991.
	13	F. McMahon "The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range," UCRL-53745, Lawrence Livermore National Laboratory, December 1986.
	14	Steven A. Przybylski, Cache and memory hierarchy design: a performance-directed approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
	15	Ram Raghavan , John P. Hayes, On randomly interleaved memories, Proceedings of the 1990 conference on Supercomputing, p.49-58, October 1990, New York, New York, United States
	16	B. Rau, M. Schlansker and D. Yen, "The CY- DRA 5 Stride Insensitive Memory System," Proceedings of the International Conference on Parallel Processing, pp 242-246, 1989.
	17	Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982 [doi>10.1145/356887.356892]
	18	James E. Smith , Shlomo Weiss , Nicholas Y. Pang, A simulation study of decoupled architecture computers, IEEE Transactions on Computers, v.35 n.8, p.692-702, Aug. 1986 [doi>10.1109/TC.1986.1676820]
	19	R. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Development 11(1), pp 25-33, January 1967.