Programming costs of explicit memory localization on a large scale shared memory multiprocessor

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Programming costs of explicit memory localization on a large scale shared memory multiprocessor

Full text

Pdf (863 KB)

Source

Conference on High Performance Networking and Computing archive
Proceedings of the 1991 ACM/IEEE conference on Supercomputing table of contents

Albuquerque, New Mexico, United States

Pages: 36 - 45

Year of Publication: 1991

ISBN:0-89791-459-7

Authors

Silvio Picano	School of Electrical Engineering, Purdue University, West Lafayette, IN
Eugene D. Brooks, III	Massively Parallel Computing Initiative, Lawrence Livermore National Laboratory, Livermore, CA
Joseph E. Hoag	Massively Parallel Computing Initiative, Lawrence Livermore National Laboratory, Livermore, CA

Sponsors

IEEE : Institute of Electrical and Electronics Engineers
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 0, Downloads (12 Months): 6, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/125826.125864 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	BBN Advanced Computers Inc., Inside The TC2000, Cambridge, MA 1989.
	2	J.P. Hayes, T.N. Mudge, Q.F. Stout, S. Colley, J. Palmer, Architecture of a Hypercube Supercompurer, Proc. of the 1986 International Conf. on Parallel Processing, pp. 653-660.
	3	S. Picano, T.L. Casavant, An Experimental Analysis of Image Correlation on Shared vs. Non-Shared Memory MIMD Parallel Computers, Proc. of the 1990 International Conf. on Parallel Processing, pp. 92-96.
	4	L.M. Censier, P. Feautrier, A New Solution to Coherence Problems in Multicache Systems, IEEE Transactions on Computers, Vol. C-27, No. 12, Dec. 1978, pp. 1112-1118.
	5	E.D. Brooks III, Joseph E. Hoag, A Scalable Coherent Cache System With Incomplete Directory Slate, Proc. of the 1990 International Conf. on Parallel Processing, pp. 553-554.
	6	C. Warner, D.G. Meyer, Directory Based Cache Coherence Protocols for Shared Memory Multiprocessors, Purdue University Tech. Rep. TR-EE 90-33, West Lafayette, IN, May 1990.
	7	E.D. Brooks III, The Indirect K-ary N-cube for a Vector Processing Environment, Parallel Computing, Vol. 6, 1988, pp. 339-348.
	8	Howard Jay Siegel, Interconnection networks for large-scale parallel processing: theory and case studies (2nd ed.), McGraw-Hill, Inc., New York, NY, 1990
	9	MC88100 RISC Microprocessor User's Manual, 2nd edition, Prentice Hall, Englewood Cliffs, NJ, 1990.
	10	MC88200 Cache/Memory Management Unit User's Manual, 2nd edition, Prentice Hall, Englewood Cliffs, N J, 1990.
	11	W.C. Brantley, K.P. McAuliffe, J. Weiss, RP3 Processor-Memory Element, Proc. of the 1985 International Conf. on Parallel Processing, pp. 782- 789.
	12	G.F. Pfister, V.A. Norton, "Hot Spot" Contention and Combining in Multistage Inlerconnection Networks, Proe. of the 1985 International Conf. on Parallel Processing, pp. 790-797.
	13	A.Gupta, W.D. Weber, T. Mowry, Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes, Proc. of the 1990 International Conf. on Parallel Processing, pp. 312-321.
	14	P1596 Working Group, P1596/Part IIIA- SC1 Cache Coherence Overview, Tech. Rep. Rev. 0.33, IEEE Computer Society, Nov 1989.
	15	R.L. Lee, P.C. Yew, D.H. Lawrie, Data Prefetching in Shared Memory Multiprocessors, Proc. of the 1987 International Conf. on Parallel Processing, pp. 28-31.
	16	Todd Mowry , Anoop Gupta, Tolerating latency through software-controlled prefetching in shared-memory multiprocessors, Journal of Parallel and Distributed Computing, v.12 n.2, p.87-106, June 1991 [doi>10.1016/0743-7315(91)90014-Z]
	17	E.D. Brooks III, K.H. Warren, ed., The 1991 MPCI Yearly Report: The Attack of the Killer Micros, Lawrence Livermore National Laboratory Tech. Rep. UCP~L-ID-107022, Livermore, CA, March 1991.