Binary synthesis

ABSTRACT

Recent high-level synthesis approaches and C-based hardware description languages attempt to improve the hardware design process by allowing developers to capture desired hardware functionality in a well-known high-level source language. However, these approaches have yet to achieve wide commercial success due in part to the difficulty of incorporating such approaches into software tool flows. The requirement of using a specific language, compiler, or development environment may cause many software developers to resist such approaches due to the difficulty and possible instability of changing well-established robust tool flows. Thus, in the past several years, synthesis from binaries has been introduced, both in research and in commercial tools, as a means of better integrating with tool flows by supporting all high-level languages and software compilers. Binary synthesis can be more easily integrated into a software development tool-flow by only requiring an additional backend tool, and it even enables completely transparent dynamic translation of executing binaries to configurable hardware circuits. In this article, we survey the key technologies underlying the important emerging field of binary synthesis. We compare binary synthesis to several related areas of research, and we then describe the key technologies required for effective binary synthesis: decompilation techniques necessary for binary synthesis to achieve results competitive with source-level synthesis, hardware/software partitioning methods necessary to find critical binary regions suitable for synthesis, synthesis methods for converting regions to custom circuits, and binary update methods that enable replacement of critical binary regions by circuits.

REFERENCES

• 1: Ahpah Software Inc. 2004. SourceAgain Java decompiler. http://www.ahpah.com/product.html.
• 2: Altera Corp. 2006. Nios embedded processor. http://www.altera.com/products/ip/processors/nios/nio-index.html.
• 3: Glenn Ammons , Thomas Ball , James R. Larus, Exploiting hardware performance counters with flow and context sensitive profiling, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.85-96, June 16-18, 1997, Las Vegas, Nevada, United States
• 4: Peter M. Athanas , Harvey F. Silverman, Processor reconfiguration through instruction-set metamorphosis, Computer, v.26 n.3, p.11-18, March 1993 [doi>10.1109/2.204677]
• 5: Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, ACM SIGPLAN Notices, v.35 n.5, p.1-12, May 2000
• 6: Thomas Ball , James R. Larus, Optimally profiling and tracing programs, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.4, p.1319-1360, July 1994 [doi>10.1145/183432.183527]
• 7: Leonid Baraz , Tevi Devor , Orna Etzion , Shalom Goldenberg , Alex Skaletsky , Yun Wang , Yigel Zemach, IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.191, December 03-05, 2003
• 8: Barbe, P. 1974. The Piler system of computer program translation. Techn. rep. PLR-020, Probe Consultants Inc. Prepared for the Office of Naval Research, distributed by National Technical Information Service, USA. ADA000294. Contract N00014-67-C-0472.
• 9: Antonio Carlos S. Beck , Luigi Carro, Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065771]
• 10: Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
• 11: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 12: Binachip, Inc. 2006. http://www.binachip.com/.
• 13: W. Böhm , J. Hammes , B. Draper , M. Chawathe , C. Ross , R. Rinker , W. Najjar, Mapping a Single Assignment Programming Language to Reconfigurable Systems, The Journal of Supercomputing, v.21 n.2, p.117-130, February 2002 [doi>10.1023/A:1013623303037]
• 14: The Boomerang Decompiler Project. 2006. Boomerang Decompiler. http://boomerang. sourceforge.net/.
• 15: Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
• 16: Peter T. Breuer , Jonathan P. Bowen, Decompilation: the enumeration of types and grammars, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.5, p.1613-1647, Sept. 1994 [doi>10.1145/186025.186093]
• 17: Brinkley, D. L. 1981. Intercomputer transportation of assembly language software through decompilation. Techn. rep., Naval Underwater Systems Center.
• 18: Celoxica. 2006. DK design suite. http://www.celoxica.com/products/dk/default.asp.
• 19: Jien-Tsai Chan , Wuu Yang, Advanced obfuscation techniques for Java bytecode, Journal of Systems and Software, v.71 n.1-2, p.1-10, April 2004 [doi>10.1016/S0164-1212(02)00066-3]
• 20: Anton Chernoff , Mark Herdeg , Ray Hookway , Chris Reeve , Norman Rubin , Tony Tye , S. Bharadwaj Yadavalli , John Yates, FX!32: A Profile-Directed Binary Translator, IEEE Micro, v.18 n.2, p.56-64, March 1998 [doi>10.1109/40.671403]
• 21: Massimilano Chiodo , Paolo Giusto , Attila Jurecska , Harry C. Hsieh , Alberto Sangiovanni-Vincentelli , Luciano Lavagno, Hardware-Software Codesign of Embedded Systems, IEEE Micro, v.14 n.4, p.26-36, August 1994 [doi>10.1109/40.296155]
• 22: Yuan Chou , John Paul Shen, Instruction path coprocessors, Proceedings of the 27th annual international symposium on Computer architecture, p.270-281, June 2000, Vancouver, British Columbia, Canada
• 23: Cifuentes, C. 1994. Reverse compilation techniques. PhD thesis Queensland University of Technology, Department of Computer Science.
• 24: Cristina Cifuentes , Mike Van Emmerik, UQBT: Adaptable Binary Translation at Low Cost, Computer, v.33 n.3, p.60-66, March 2000 [doi>10.1109/2.825697]
• 25: Cifuentes, C., Van Emmerik, M., Ung, D., Simon, D., and Waddington, T. 1999. Preliminary experiences with the use of the UQBT binary translation framework. In Proceedings of the Workshop on Binary Translation. 12--22.
• 26: Cristina Cifuentes , Trent Waddington , Mike Van Emmerik, Computer Security Analysis through Decompilation and High-Level Debugging, Proceedings of the Eighth Working Conference on Reverse Engineering (WCRE'01), p.375, October 02-05, 2001
• 27: Nathan Clark , Jason Blome , Michael Chu , Scott Mahlke , Stuart Biles , Krisztian Flautner, An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.272-283, June 04-08, 2005
• 28: Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.5]
• 29: CriticalBlue. 2006. http://www.criticalblue.com.
• 30: Decompilation Wiki. 2006. http://www.program-transformation.org/Transform/DeCompilation.
• 31: James C. Dehnert , Brian K. Grant , John P. Banning , Richard Johnson , Thomas Kistler , Alexander Klaiber , Jim Mattson, The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
• 32: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 33: Diniz, P., Hall, M., Park, J., So, B., and Ziegler, H. 2005. Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis systems. J. Microprocess. Microsyst. 29, 2--3, 51--62.
• 34: DisC Decompiler. 2006. http://www.debugmode.com/dcompile/disc.htm.
• 35: Evelyn Duesterwald , Vasanth Bala, Software profiling for hot path prediction: less is more, ACM SIGPLAN Notices, v.35 n.11, p.202-211, Nov. 2000 [doi>10.1145/356989.357008]
• 36: Kemal Ebcioglu , Erik Altman , Michael Gschwind , Sumedh Sathaye, Dynamic Binary Translation and Optimization, IEEE Transactions on Computers, v.50 n.6, p.529-548, June 2001 [doi>10.1109/12.931892]
• 37: Eles, P., Peng, Z., Kuchchinski, K. and Doboli, A. 1997. System level hardware/software partitioning based on simulated annealing and tabu search. J. Design Autom. Embedd. Syst. 2, 1, 5--32.
• 38: Rolf Enzler , Tobias Jeger , Didier Cottet , Gerhard Tröster, High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.525-534, August 27-30, 2000
• 39: Ernst, R. and Henkel, J. 1992. Hardware-software codesign of embedded controllers based on hardware extraction. In Proceedings of the International Workshop on Hardware/Software Codesign (CODES).
• 40: Alessandro Fin , Franco Fummi , Maurizio Martignano , Mirko Signoretto, SystemC: a homogenous environment to test embedded systems, Proceedings of the ninth international symposium on Hardware/software codesign, p.17-22, April 2001, Copenhagen, Denmark [doi>10.1145/371636.371657]
• 41: Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th ACM/IEEE conference on Design automation, p.253-257, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309923]
• 42: Fleury, M., Self, R. P., and Downton, A. C. 2001. Hardware compilation for software engineers: An ATM example. Softw. Engin. 148, 1, 31--42.
• 43: A systems implementation language for small computers, ACM SIGPLAN Notices, v.8 n.9, p.60-63, September 1973
• 44: Daniel Holmes Friendly , Sanjay Jeram Patel , Yale N. Patt, Putting the fill unit to work: dynamic optimizations for trace cache microprocessors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.173-181, November 1998, Dallas, Texas, United States
• 45: Jan Frigo , Maya Gokhale , Dominique Lavenier, Evaluation of the streams-C C-to-FPGA compiler: an applications perspective, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.134-140, February 2001, Monterey, California, United States [doi>10.1145/360276.360326]
• 46: Fuan, C. and Zongtian, L. 1991. C function recognition technique and its implementation in 8086 C decompiling system. Mini-Micro Syst. 12, 11, 33--40.
• 47: Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
• 48: Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
• 49: Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
• 50: Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000 [doi>10.1109/40.848473]
• 51: Ann Gordon-Ross , Frank Vahid, Frequent loop detection using efficient non-intrusive on-chip hardware, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA [doi>10.1145/951710.951728]
• 52: Michael Gschwind , Erik R. Altman , Sumedh Sathaye , Paul Ledak , David Appenzeller, Dynamic and Transparent Binary Translation, Computer, v.33 n.3, p.54-59, March 2000 [doi>10.1109/2.825696]
• 53: Zhi Guo , Betul Buyukkurt , Walid Najjar, Input data reuse in compiling window operations onto reconfigurable hardware, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA
• 54: Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
• 55: Gupta, R. K. and De Micheli, G. 1992. System-level synthesis using re-programmable components. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE). 2--7.
• 56: Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
• 57: Halstead, M. H. 1967. Machine independence and third generation computers. In Proceedings of Sprint Joint Computer Conference (SJCC). 587--592.
• 58: Halstead, M. H. 1970. Using the computer for program conversion. Datamation, 125--129.
• 59: Rachid Helaihel , Kunle Olukotun, Java as a specification language for hardware-software systems, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.690-697, November 09-13, 1997, San Jose, California, United States
• 60: Mark D. Hill , James R. Larus , Alvin R. Lebeck , Madhusudhan Talluri , David A. Wood, Wisconsin Architectural Research Tool Set, ACM SIGARCH Computer Architecture News, v.21 n.4, p.8-10, Sept. 1993 [doi>10.1145/165496.165500]
• 61: Clifford Roy Hollander, Decompilation of object programs, Stanford University, Stanford, CA, 1973
• 62: Hood, S. T. 1991. Decompiling with definite clause grammars. Tech. rep. ERL-0571-RR, Electronics Research Laboratory, DSTO Australia.
• 63: Gregory Littell Hopwood, Decompilation., University of California, Irvine, 1978
• 64: Barron C. Housel , Maurice H. Halstead, A methodology for machine language decompilation, Proceedings of the 1974 annual conference, p.254-260, January 1974 [doi>10.1145/800182.810410]
• 65: Alex K. Jones , Raymond Hoare , Dara Kusic , Joshua Fazekas , John Foster, An FPGA-based VLIW processor with custom hardware execution, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046207]
• 66: JReversePro. 2006. http://jrevpro.sourceforge.net/.
• 67: Parivallal Kannan , Shankar Balachandran , Dinesh Bhatia, On metrics for comparing routability estimation methods for FPGAs, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513937]
• 68: David Ku , Giovanni DeMicheli, HardwareC -- A Language for Hardware Design (Version 2.0), Stanford University, Stanford, CA, 1990
• 69: Kayhan Küçükçakar, An ASIP design methodology for embedded systems, Proceedings of the seventh international workshop on Hardware/software codesign, p.17-21, March 1999, Rome, Italy [doi>10.1145/301177.301190]
• 70: Tommy Kuhn , Wolfgang Rosenstiel , Udo Kebschull, Description and simulation of hardware/software systems with Java, Proceedings of the 36th ACM/IEEE conference on Design automation, p.790-793, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310059]
• 71: Dhananjay Kulkarni , Walid A. Najjar , Robert Rinker , Fadi J. Kurdahi, Fast Area Estimation to Support Compiler Optimizations in FPGA-Based Reconfigurable Systems, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.239, September 22-24, 2002
• 72: James R. Larus , Eric Schnarr, EEL: machine-independent executable editing, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.291-300, June 18-21, 1995, La Jolla, California, United States
• 73: Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th conference on Design automation, p.507-512, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337559]
• 74: Roman Lysecky , Greg Stitt , Frank Vahid, Warp Processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.659-681, July 2006
• 75: Roman Lysecky , Frank Vahid, On-chip logic minimization, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775918]
• 76: Roman Lysecky , Frank Vahid , Sheldon X.-D. Tan, Dynamic FPGA routing for just-in-time FPGA compilation, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996819]
• 77: Mentor Graphics Corp. 2006. Catapult C synthesis. http://www.mentor.com/products/c-based_design/catapult_c_synthesis/index.cfm.
• 78: MIPS Computer Systems. 1990. UMIPS-V reference manual (pixie and pixstats).
• 79: Gaurav Mittal , David C. Zaretsky , Xiaoyong Tang , P. Banerjee, Automatic translation of software binaries onto FPGAs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996678]
• 80: Mocha, the Java Decompiler. 1996. http://www.brouhaha.com/~eric/software/mocha/
• 81: Alan Mycroft , Atsushi Ohori , Shin-ya Katsumata, Comparing Type-Based and Proof-Directed Decompilation, Proceedings of the Eighth Working Conference on Reverse Engineering (WCRE'01), p.362, October 02-05, 2001
• 82: Alan Mycroft, Type-Based Decompilation (or Program Reconstruction via Type Reconstruction), Proceedings of the 8th European Symposium on Programming Languages and Systems, p.208-223, March 22-28, 1999
• 83: Walid A. Najjar , Wim Böhm , Bruce A. Draper , Jeff Hammes , Robert Rinker , J. Ross Beveridge , Monica Chawathe , Charles Ross, High-Level Language Abstraction for Reconfigurable Computing, Computer, v.36 n.8, p.63-69, August 2003 [doi>10.1109/MC.2003.1220583]
• 84: OXFORD Hardware Compilation Group. 1997. The Handel language. Tech. rep., Oxford University.
• 85: REC (Reverse Engineering Compiler). 2005. http://www.backerstreet.com/rec/rec.htm.
• 86: Ted Romer , Geoff Voelker , Dennis Lee , Alec Wolman , Wayne Wong , Hank Levy , Brian Bershad , Brad Chen, Instrumentation and optimization of Win32/intel executables using Etch, Proceedings of the USENIX Windows NT Workshop on The USENIX Windows NT Workshop 1997, p.1-1, August 11-13, 1997, Seattle, Washington
• 87: Sassaman, W. A. 1966. A computer program to translate machine language into Fortran. In Proceedings of SJCC. 235--239.
• 88: Schneider, V. and Winiger, G. 1974. Translation grammars for compilation and decompilation. BIT Numer. Mathem. 14, 1, 78--86.
• 89: Ann Chin, Designing the M·CORE^TM M3 CPU Architecture, Proceedings of the 1999 IEEE International Conference on Computer Design, p.94, October 10-13, 1999
• 90: Richard L. Sites , Anton Chernoff , Matthew B. Kirk , Maurice P. Marks , Scott G. Robinson, Binary translation, Communications of the ACM, v.36 n.2, p.69-81, Feb. 1993 [doi>10.1145/151220.151227]
• 91: V. Srinivasan , S. Radhakrishnan , R. Vemuri, Hardware/software partitioning with integrated hardware design space exploration, Proceedings of the conference on Design, automation and test in Europe, p.28-35, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 92: Greg Stitt , Zhi Guo , Walid Najjar , Frank Vahid, Techniques for synthesizing binaries to an advanced register/memory structure, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046208]
• 93: Greg Stitt , Roman Lysecky , Frank Vahid, Dynamic hardware/software partitioning: a first approach, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775896]
• 94: Stitt, G. and Vahid, F. 2003. Binary-level hardware/software partitioning of MediaBench, NetBench, and EEMBC benchmarks. Tech. rep. UCR-CSE-03-01, Department of Computer Science and Engineering, University of California, Riverside.
• 95: Greg Stitt , Frank Vahid, A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms, Proceedings of the conference on Design, Automation and Test in Europe, p.396-397, March 07-11, 2005 [doi>10.1109/DATE.2005.9]
• 96: Greg Stitt , Frank Vahid, Hardware/software partitioning of software binaries, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.164-170, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774596]
• 97: G. Stiff , F. Vahid, New decompilation techniques for binary-level co-processor generation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.547-554, November 06-10, 2005, San Jose, CA
• 98: Greg Stitt , Frank Vahid , Gordon McGregor , Brian Einloth, Hardware/software partitioning of software binaries: a case study of H.264 decode, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084905]
• 99: Stretch, Inc. 2006. http://www.stretchinc.com.
• 100: Synopsys. 2006. Design compiler. http://www.synopsys.com/products/logic/design_compiler.html.
• 101: Synplicity, Inc. 2006. Synplify ASIC. http://www.synplicity.com/corporate/pressreleases/2003/SYB-197final.html
• 102: Tensilica, Inc. 2006. XPRES Compiler. http://www.tensilica.com/html/xpres.html.
• 103: Transmeta, Corp. 2006. Transmeta Efficeon. http://www.transmeta.com/efficeon/.
• 104: Frank Vahid, Modifying Min-Cut for Hardware and Software Functional Partitioning, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.43, March 24-26, 1997
• 105: F. Vahid , D. D. Gajski, Specification partitioning for system design, Proceedings of the 29th ACM/IEEE conference on Design automation, p.219-224, June 08-12, 1992, Anaheim, California, United States
• 106: Kapil Vaswani , Matthew J. Thazhuthaveetil , Y. N. Srikant, A Programmable Hardware Path Profiler, Proceedings of the international symposium on Code generation and optimization, p.217-228, March 20-23, 2005 [doi>10.1109/CGO.2005.3]
• 107: Walker, R. and Camposano, R. 1991. A Survey of High-Level Synthesis Systems. Kluwer Academic Publishers.
• 108: Wolf, W. 1994. Hardware-software co-design of embedded systems. Proceedings of the IEEE 82, 7, 967--989.
• 109: Workman, D. A. 1978. Language design using decompilation. Tech. rep., University of Central Florida.
• 110: Xilinx, Inc. 2006. Xilinx MicroBlaze. http://www.xilinx.com/xlnx/xebiz/designResources/ip_ product _details.jsp?key=micro_blaze.
• 111: Min Xu , Fadi J. Kurdahi, Accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based FPGA's, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.4, p.411-418, Dec. 1999 [doi>10.1109/92.805748]
• 112: David Zaretsky , Gaurav Mittal , Xiaoyong Tang , Prith Banerjee, Overview of the FREEDOM Compiler for Mapping DSP Software to FPGAs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.37-46, April 20-23, 2004

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Performance

Keywords:
Binary synthesis, FPGA, configurable logic, hardware/software codesign, hardware/software partitioning, synthesis from software binaries, warp processors