ACM Home Page
Please provide us with feedback. Feedback
On the complexity of spill everywhere under SSA form
Full text PdfPdf (249 KB)
Source
Language, Compiler and Tool Support for Embedded Systems archive
Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems table of contents
San Diego, California, USA
SESSION: Register and memory management table of contents
Pages: 103 - 112  
Year of Publication: 2007
ISBN:978-1-59593-632-5
Also published in ...
Authors
Florent Bouchez  LIP: CNRS -- ENS Lyon -- UCB Lyon -- INRIA, Lyon, France
Alain Darte  LIP: CNRS -- ENS Lyon -- UCB Lyon -- INRIA, Lyon, France
Fabrice Rastello  LIP: CNRS -- ENS Lyon -- UCB Lyon -- INRIA, Lyon, France
Sponsors
ACM: Association for Computing Machinery
SIGBED: ACM Special Interest Group on Embedded Systems
SIGARCH: ACM Special Interest Group on Computer Architecture
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
SIGPLAN: ACM Special Interest Group on Programming Languages
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 54,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1254766.1254782
What is a DOI?

ABSTRACT

Compilation for embedded processors can be either aggressive (time consuming cross-compilation) or just in time (embedded and usually dynamic). The heuristics used in dynamic compilation are highly constrained by limited resources, time and memory in particular. Recent results on the SSA form open promising directions for the design of new register allocation heuristics for embedded systems and especially for embedded compilation. In particular, heuristics based on tree scan with two separated phases -- one for spilling, then one for coloring/coalescing -- seem good candidates for designing memory-friendly, fast, and competitive register allocators. Still, also because of the side effect on power consumption, the minimization of loads and stores overhead (spilling problem) is an important issue. This paper provides an exhaustive study of the complexity of the "spill everywhere" problem in the context of the SSA form. Unfortunately, conversely to our initial hopes, many of the questions we raised lead to NP-completeness results. We identify some polynomial cases but that are impractical in JIT context. Nevertheless, they can give hints to simplify formulations for the design of aggressive allocators.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
L. A. Belady. A study of replacement algorithms for a virtual storage computer. IBM Systems Journal, 5(2):78--101, 1966.
 
3
 
4
Florent Bouchez, Alain Darte, Christophe Guillon, and Fabrice Rastello. Register allocation and spill complexity under SSA. Technical Report RR2005-33, LIP, ENS-Lyon, France, August 2005.
 
5
Florent Bouchez, Alain Darte, Christophe Guillon, and Fabrice Rastello. Register allocation: What does the NP-completeness proof of Chaitin et al. really prove? In International Workshop on Languages and Compilers for Parallel Computing (LCPC'06), LNCS, New Orleans, Louisiana, 2006. Springer Verlag.
 
6
Philip Brisk, Foad Dabiri, Jamie Macbeth, and Majid Sarrafzadeh. Polynomial time graph coloring register allocation. In 14th International Workshop on Logic and Synthesis, June 2005.
7
 
8
Gregory J. Chaitin, Marc A. Auslander, Ashok K. Chandra, John Cocke, Martin E. Hopkins, and Peter W. Markstein. Register allocation via coloring. Computer Languages, 6:47--57, 1981.
 
9
 
10
Keith D. Cooper and Linda Torczon. Engineering a Compiler. Morgan Kaufmann, 2004.
 
11
 
12
 
13
Martin Charles Golumbic. Algorithmic Graph Theory and Perfect Graphs. Academic Press, New York, 1980.
 
14
Christian Grothoff, Rajkishore Barik, Rahul Gupta, and Vinayaka Pandit. Optimal bitwise register allocation using integer linear programming. In International Workshop on Languages and Compilers for Parallel Computing (LCPC'06), LNCS, New Orleans, Louisiana, 2006. Springer Verlag.
 
15
 
16
Sebastian Hack, Daniel Grund, and Gerhard Goos. Towards register allocation for programs in SSA-form. Technical Report RR2005-27, Universität Karlsruhe, September 2005.
 
17
Sebastian Hack, Daniel Grund, and Gerhard Goos. Register allocation for programs in SSA-form. In International Conference on Compiler Construction (CC'06), volume 3923 of LNCS. Springer Verlag, 2006.
18
19
20
21
22
 
23


Collaborative Colleagues:
Florent Bouchez: colleagues
Alain Darte: colleagues
Fabrice Rastello: colleagues