A study of thread migration in temperature-constrained multicores

ABSTRACT

Temperature has become an important constraint in high-performance processors, especially multicores. Thread migration will be essential to exploit the full potential of future thermally constrained multicores. We propose and study a thread migration method that maximizes performance under a temperature constraint, while minimizing the number of migrations and ensuring fairness between threads. We show that thread migration brings important performance gains and that it is most effective during the first tens of seconds following a decrease of the number of running threads.

REFERENCES

• 1: ATMI. http://www.irisa.fr/caps/projects/ATMI/.
• 2: Joachim Clabes , Joshua Friedrich , Mark Sweet , Jack DiLullo , Sam Chu , Donald Plass , James Dawson , Paul Muench , Larry Powell , Michael Floyd , Balaram Sinharoy , Mike Lee , Michael Goulet , James Wagoner , Nicole Schwartz , Steve Runyon , Gary Gorman , Phillip Restle , Ronald Kalla , Joseph McGill , Steve Dodson, Design and implementation of the POWER5™ microprocessor, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996749]
• 3: Theofanis Constantinou , Yiannakis Sazeides , Pierre Michaud , Damien Fetis , Andre Seznec, Performance implications of single thread migration on a chip multi-core, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005 [doi>10.1145/1105734.1105745]
• 4: A. N. Eden , T. Mudge, The YAGS branch prediction scheme, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.69-77, November 1998, Dallas, Texas, United States
• 5: Wes Felter , Karthick Rajamani , Tom Keller , Cosmin Rusu, A performance-conserving approach for reducing peak power consumption in server systems, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts [doi>10.1145/1088149.1088188]
• 6: Gunther, S., Binns, F., Carmean, D., and Hall, J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal 5, 1 (Feb.).
• 7: Jahangir Hasan , Ankit Jalote , T. N. Vijaykumar , Carla E. Brodley, Heat Stroke: Power-Density-Based Denial of Service in SMT, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.166-177, February 12-16, 2005 [doi>10.1109/HPCA.2005.16]
• 8: Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
• 9: Intel. 2004. Intel Pentium 4 processor on 90nm process thermal and mechanical design guidelines. Document 300564.
• 10: ITRS. 2004. International technology roadmap for semiconductors. http://www.itrs.net.
• 11: Hans Jacobson , Pradip Bose , Zhigang Hu , Alper Buyuktosunoglu , Victor Zyuban , Rick Eickemeyer , Lee Eisen , John Griswell , Doug Logan , Balaram Sinharoy , Joel Tendler, Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.238-242, February 12-16, 2005 [doi>10.1109/HPCA.2005.33]
• 12: Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Single-v_DD and single-v_T super-drowsy techniques for low-leakage high-performance instruction caches, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013254]
• 13: Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005 [doi>10.1109/MM.2005.35]
• 14: A Thermal-Aware Superscalar Microprocessor, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.517, March 18-21, 2002
• 15: Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA
• 16: Michaud, P. and Sazeides, Y. 2006. Scheduling issues on thermally constrained processors. Tech. Rep. PI-1822, IRISA. Also published as INRIA report RR-6006.
• 17: Michaud, P., Sazeides, Y., Seznec, A., Constantinou, T., and Fetis, D. 2005. An analytical model of temperature in microprocessors. Tech. Rep. PI-1760, IRISA. Also published as INRIA report RR-5744.
• 18: Moore, J., Sharma, R., Shih, R., Chase, J., Patel, C., and Ranganathan, P. 2004. Going beyond CPUs: The potential for temperature-aware data centers. In Proceedings of the First Workshop on Temperature-Aware Computer Systems.
• 19: Naffziger, S., Stackhouse, B., and Grutkowski, T. 2005. The implementation of a 2-core multi-threaded Itanium-family processor. In IEEE International Solid-State Circuits Conference Digest of Technical Papers.
• 20: Koji Nii , Hiroshi Makino , Yoshiki Tujihashi , Chikayoshi Morishima , Yasushi Hayakawa , Hiroyuki Nunogami , Takahiko Arakawa , Hisanori Hamano, A low power SRAM using auto-backgate-controlled MT-CMOS, Proceedings of the 1998 international symposium on Low power electronics and design, p.293-298, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280939]
• 21: Pham, D., Behnen, E., Bolliger, M., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Le, B., Masubuchi, Y., Posluszny, S., Riley, M., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2005. The design methodology and implementation of a first-generation CELL processor: A multi-core SoC. In Proceedings of the IEEE 2005 Custom Integrated Circuits Conference.
• 22: Poirier, C., McGowen, R., Bostak, C., and Naffziger, S. 2005. Power and temperature control on a 90nm Itanium-family processor. In EEE International Solid-State Circuits Conference Digest of Technical Papers.
• 23: Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA
• 24: Rohou, E. and Smith, M. 1999. Dynamically managing processor temperature and power. In Proceedings of the 2nd Workshop on Feedback-Directed Optimization.
• 25: Rotem, E., Naveh, A., Moffie, M., and Mendelson, A. 2004. Analysis of thermal monitor features of the Intel Pentium M processor. In First Workshop on Temperature-Aware Computer Systems.
• 26: Samson, E., Machiroutu, S., Chang, J.-Y., Santos, I., Hermerding, J., Dani, A., Prasher, R., and Song, D. 2005. Interface material selection and a thermal management technique in second-generation platforms built on Intel Centrino Mobile Technology. Intel Technology Journal 9, 1 (Feb.).
• 27: R. R. Schmidt , E. E. Cruz , M. K. Iyengar, Challenges of data center thermal management, IBM Journal of Research and Development, v.49 n.4/5, p.709-723, July 2005
• 28: Anahita Shayesteh , Eren Kursun , Tim Sherwood , Suleyman Sair , Glenn Reinman, Reducing the Latency and Area Cost of Core Swapping through Shared Helper Engines, Proceedings of the 2005 International Conference on Computer Design, p.17-23, October 02-05, 2005 [doi>10.1109/ICCD.2005.93]
• 29: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 30: Srinivasan, J. and Adve, S. 2005. The importance of heat-sink modeling for DTM. In Proceedings of the 4th Annual Workshop on Duplicating, Deconstructing, and Debunking.
• 31: Tendler, J., Dodson, J., Field, J., Le, H., and Sinharoy, B. 2002. POWER4 system architecture. IBM Journal of Research and Development 46, 1 (Jan.).
• 32: Tschanz, J., Narendra, S., Ye, Y., Bloechel, B., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE Journal of Solid-State Circuits 38, 11 (Nov.), 1838--1845.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)

General Terms:
Management, Performance, Reliability

Keywords:
Multicore processor, power density, temperature, thermal management, thread migration