ACM Home Page
Please provide us with feedback. Feedback
Limiting the power consumption of main memory
Full text PdfPdf (459 KB)
Source
International Symposium on Computer Architecture archive
Proceedings of the 34th annual international symposium on Computer architecture table of contents
San Diego, California, USA
SESSION: Power and thermal table of contents
Pages: 290 - 301  
Year of Publication: 2007
ISBN:978-1-59593-706-3
Also published in ...
Authors
Bruno Diniz  Federal University of Minas Gerais, Belo Horizonte, Brazil
Dorgival Guedes  Federal University of Minas Gerais, Belo Horizonte, Brazil
Wagner Meira, Jr.  Federal University of Minas Gerais, Belo Horizonte, Brazil
Ricardo Bianchini  Rutgers University, Piscataway, NJ
Sponsors
SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS : Computer Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 61,   Downloads (12 Months): 243,   Citation Count: 4
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1250662.1250699
What is a DOI?

ABSTRACT

The peak power consumption of hardware components affects their powersupply, packaging, and cooling requirements. When the peak power consumption is high, the hardware components or the systems that use them can become expensive and bulky. Given that components and systems rarely (if ever) actually require peak power, it is highly desirable to limit power consumption to a less-than-peak power budget, based on which power supply, packaging, and cooling infrastructure scan be more intelligently provisioned.

In this paper, we study dynamic approaches for limiting the powerconsumption of main memories. Specifically, we propose four techniques that limit consumption by adjusting the power states of thememory devices, as a function of the load on the memory subsystem. Our simulations of applications from three benchmarks demonstrate that our techniques can consistently limit power to a pre-established budget. Two of the techniques can limit power with very low performance degradation. Our results also show that, when using these superior techniques, limiting power is at least as effective an energy-conservation approach as state-of-the-art technique sexplicitly designed for performance-aware energy conservation. These latter results represent a departure from current energy management research and practice.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
F. Bellosa, S. Kellner, M.Waitz, and A. Weissel. Event-Driven Energy Accounting of Dynamic Thermal Management. In Proceedings of COLP, September 2003.
 
3
 
4
 
5
J. Choi, Y. Kim, A. Sivasubramaniam, J. Srebric, Q. Wang, and J. Lee. Modeling and Managing Thermal Profiles of Rack-Mounted Servers with ThermoStat. In Proceedings of HPCA, February 2007.
 
6
Standard Performance Evaluation Corporation. Spec2000. http://www.spec.org.
7
 
8
9
10
11
 
12
13
14
15
 
16
 
17
H. Huang, K. Shin, C. Lefurgy, K. Rajamani, T. Keller, E. Hensbergen, and F. Rawson. Cooperative Software-Hardware Power Management for Main Memory. In Proceedings of PACS, December 2004.
18
 
19
 
20
Y. Kim, S. Gurumurthi, and A. Sivasubramaniam. Understanding the Performance-Temperature Interactions in Disk I/O of Server Workloads. In Proceedings of HPCA, February 2006.
21
 
22
23
 
24
25
 
26
 
27
MediaBench. Mediabench. http://cares.icsl.ucla.edu/MediaBench/.
28
 
29
 
30
V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. DMA-Aware Memory Energy Management. In Proceedings of HPCA, February 2006.
31
 
32
Rambus. RDRAM. http://www.rambus.com.
33
 
34
E. Rohou and M. D. Smith. Dynamically Managing Processor Temperature and Power. In Proceedings of FDO, November 1999.
 
35
Samsung. 512Mb E--die DDR2 SDRAM Specification. http://www.samsung.com/Products/Semiconductor/DDR DDR2/-DDR2SDRAM/Component/512Mbit/K4T51083QE/ds k4t51xx3qe rev14.pdf.
 
36
37
38
 
39
Virtutech. Simics. http://www.simics.net.
 
40
 
41
42
 
43


Collaborative Colleagues:
Bruno Diniz: colleagues
Dorgival Guedes: colleagues
Wagner Meira, Jr.: colleagues
Ricardo Bianchini: colleagues