ACM Home Page
Please provide us with feedback. Feedback
Digital Library logoTake a look at the new version of this page: [ beta version ]. Tell us what you think.
Memory-miser: a performance-constrained runtime system for power-scalable clusters
Full text PdfPdf (789 KB)
Source
Conference On Computing Frontiers archive
Proceedings of the 4th international conference on Computing frontiers table of contents
Ischia, Italy
SESSION: Memory management in parallel systems table of contents
Pages: 237 - 246  
Year of Publication: 2007
ISBN:978-1-59593-683-7
Authors
Matthew E. Tolentino  Intel / Virginia Tech, Blacksburg, VA
Joseph Turner  Virginia Tech, Blacksburg, VA
Kirk W. Cameron  Virginia Tech, Blacksburg, VA
Sponsors
ACM: Association for Computing Machinery
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 7,   Downloads (12 Months): 54,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1242531.1242566
What is a DOI?

ABSTRACT

Main memory in clusters may dominate total system power. The resulting energy consumption increases system operating cost and the heat produced reduces reliability. Emergent memory technology will provide servers with the ability to dynamically turn-on (online) and turn-off (offline) memory devices at runtime. This technology, coupled with slack in memory demand, offers the potential for significant energy savings in clusters of servers. Enabling power-aware memory and conserving energy in clusters are non-trivial. First, power-aware memory techniques must be scalable to thousands of devices. Second, techniques must not negatively impact the performance of parallel scientific applications. Third, techniques must be transparent to the user to be practical. We propose a Memory Management Infra-Structure for Energy Reduction (Memory MISER). Memory MISER is transparent, performance-neutral, and scalable. It consists of a prototype Linux kernel that manages memory at device granularity and a userspace daemon that monitors memory demand systemically to control devices and implement energy- and performance-constrained policies. Experiments on an 8-node cluster show our control daemon reduces memory energy up to 56.8% with <1% performance degradation for several classes of parallel scientific codes. Our daemon uses a PID controller to conservatively offline memory and aggressively online memory at runtime. For multi-user workloads where memory demand often spikes dramatically, Memory MISER can save up to 67.94% of memory energy with <1% performance degradation. Current IBM eServer systems support up to 2 terabytes of SDRAM per node and 16 processors. For a server-based cluster with 8 90-watt processors and 32 GB of SDRAM per processor, Memory MISER can save about 30% total system energy for multi-user parallel workloads.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
N. Adiga, G. Almasi, et al., "An Overview of the BlueGene/L Supercomputer," Proceedings of IEEE/ACM SC 2002, Baltimore, MD, 2003.
 
2
3
 
4
 
5
 
6
G. Chen, K. Malkowski, and P. Raghavan, "Reducing Power with Performance Constraints for Parallel Sparse Applications," Proceedings of 1st Workshop on High-performance, power-aware computing, Denver, CO, 2005.
 
7
 
8
 
9
10
 
11
J. Haas and P. Vogt, "Fully-buffered DIMM Technology Moves Enterprise Platforms to the Next Level," in Technology@Intel Magazine, vol. 3, 2005.
 
12
C.-H. Hsu and U. Kremer, "Compiler-directed dynamic voltage scaling for memory-bound applications," Department of Computer Science Rutgers University, Piscataway August 2002.
 
13
H. Huang, C. Lefurgy, T. Keller, and K. G. Shin, "Memory Traffic Reshaping for Energy-Efficient Memory," Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), San Diego, CA, 2005.
14
 
15
 
16
P. Mochel, "The sysfs Filesystem," Proceedings of Annual Linux Symposium, Ottawa, Canada, 2005.
 
17
Rambus, "Rambus RDRAM," 1999.
 
18
M. E. Tolentino, "Flexible Operating System Structure for Dynamic Memory Management," M.S. Thesis in Computer Science: University of Washington, 2004, pp. 88.
 
19
M. E. Tolentino, J. Turner, and K. W. Cameron, "An Implementation of Page Allocation Shaping for Energy Efficiency," Proceedings of 3rd Workshop on High-Performance, Power-Aware Computing, Long Beach, CA, 2007.

Collaborative Colleagues:
Matthew E. Tolentino: colleagues
Joseph Turner: colleagues
Kirk W. Cameron: colleagues