ACM Home Page
Please provide us with feedback. Feedback
Data access microarchitectures for superscalar processors with compiler-assisted data prefetching
Full text PdfPdf (548 KB)
Source International Symposium on Microarchitecture archive
Proceedings of the 24th annual international symposium on Microarchitecture table of contents
Albuquerque, New Mexico, Puerto Rico
Pages: 69 - 73  
Year of Publication: 1991
ISBN:0-89791-460-0
Authors
William Y. Chen  Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois
Scott A. Mahlke  Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois
Pohua P. Chang  Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois
Wen-mei W. Hwu  Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois
Sponsors
IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 14,   Citation Count: 32
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/123465.123478
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
W. Y. Chen, "An optimizing compiler code generator: A platform for RISC performance analysis," Master's thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana- Champaign, Illinois, 1991.
3
4
5
 
6
7
8

CITED BY  32

Collaborative Colleagues:
William Y. Chen: colleagues
Scott A. Mahlke: colleagues
Pohua P. Chang: colleagues
Wen-mei W. Hwu: colleagues