Two-level adaptive training branch prediction

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Two-level adaptive training branch prediction

Full text

Pdf (1.13 MB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 24th annual international symposium on Microarchitecture table of contents

Albuquerque, New Mexico, Puerto Rico

Pages: 51 - 61

Year of Publication: 1991

ISBN:0-89791-460-0

Authors

Tse-Yu Yeh	Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor, Michigan
Yale N. Patt	Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor, Michigan

Sponsors

IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 14, Downloads (12 Months): 177, Citation Count: 110

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/123465.123475 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Michael Butler , Tse-Yu Yeh , Yale Patt , Mitch Alsup , Hunter Scales , Michael Shebanow, Single instruction stream parallelism is greater than two, Proceedings of the 18th annual international symposium on Computer architecture, p.276-286, May 27-30, 1991, Toronto, Ontario, Canada
	2	David R. Kaeli , Philip G. Emma, Branch history table prediction of moving target branches due to subroutine returns, Proceedings of the 18th annual international symposium on Computer architecture, p.34-42, May 27-30, 1991, Toronto, Ontario, Canada
	3	Tse-Yu Yeh, "Two-Level Adaptive Training Branch Prediction", Technical Report, University of Michigan, (1991).
	4	Motorola inc., "M88100 User's Manual", Phoenix, Arizona, (March 13, 1989).
	5	W. W. Hwu , T. M. Conte , P. P. Chang, Comparing software and hardware schemes for reducing the cost of branches, Proceedings of the 16th annual international symposium on Computer architecture, p.224-233, April 1989, Jerusalem, Israel
	6	N. P. Jouppi , D. W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.272-282, April 03-06, 1989, Boston, Massachusetts, United States
	7	David J. Lilja, Reducing the Branch Penalty in Pipelined Processors, Computer, v.21 n.7, p.47-55, July 1988 [doi>10.1109/2.68]
	8	W.-M. W. Hwu , Y. N. Patt, Checkpoint repair for high-performance out-of-order execution machines, IEEE Transactions on Computers, v.36 n.12, p.1496-1514, Dec. 1987 [doi>10.1109/TC.1987.5009500]
	9	P. G. Emma , E. S. Davidson, Characterization of branch and data dependencies on programs for evaluating pipeline performance, IEEE Transactions on Computers, v.36 n.7, p.859-875, July 1987 [doi>10.1109/TC.1987.1676981]
	10	J. A. DeRosa , H. M. Levy, An evaluation of branch architectures, Proceedings of the 14th annual international symposium on Computer architecture, p.10-16, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30352]
	11	D. R. Ditzel , H. R. McLellan, Branch folding in the CRISP microprocessor: reducing branch delay to zero, Proceedings of the 14th annual international symposium on Computer architecture, p.2-8, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30351]
	12	S. McFarling , J. Hennesey, Reducing the cost of branches, Proceedings of the 13th annual international symposium on Computer architecture, p.396-403, June 02-05, 1986, Tokyo, Japan
	13	J. Lee and A. J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design", IEEE Computer, (January 1984), pp.6-22.
	14	Thomas R. Gross , John L. Hennessy, Optimizing delayed branches, Proceedings of the 15th annual workshop on Microprogramming, p.114-120, October 05-07, 1982, Palo Alto, California, United States
	15	David A. Patterson , Carlo H. Sequin, RISC I: A Reduced Instruction Set VLSI Computer, Proceedings of the 8th annual symposium on Computer Architecture, p.443-457, May 12-14, 1981, Minneapolis, Minnesota, United States
	16	James E. Smith, A study of branch prediction strategies, Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981, Minneapolis, Minnesota, United States
	17	L.E. Shar and E.S. Davidson, "A Multiminiprocessor System Implemented Through Pipelining.", IEEE Computer, (Feb. 1974), pp.42-51.
	18	T. C. Chen, "Parallelism, Pipelining and Computer Efficiency", Computer Design, Vol. 10, No. 1, (jan. 1971), pp.69-74.

CITED BY 110

	Mikko H. Lipasti , John Paul Shen, Exploiting Value Locality to Exceed the Dataflow Limit, International Journal of Parallel Programming, v.26 n.4, p.505-538, August 1998
	Chih-Chieh Lee , I-Cheng K. Chen , Trevor N. Mudge, The bi-mode branch predictor, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.4-13, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	Eric Sprangle , Robert S. Chappell , Mitch Alsup , Yale N. Patt, The agree predictor: a mechanism for reducing negative branch history interference, ACM SIGARCH Computer Architecture News, v.25 n.2, p.284-291, May 1997
	Nicolas Gloy , Michael D. Smith , Cliff Young, Performance issues in correlated branch prediction schemes, Proceedings of the 28th annual international symposium on Microarchitecture, p.3-14, November 29-December 01, 1995, Ann Arbor, Michigan, United States
	I-Cheng K. Chen , John T. Coffey , Trevor N. Mudge, Analysis of branch prediction via data compression, ACM SIGPLAN Notices, v.31 n.9, p.128-137, Sept. 1996
	Po-Ying Chang , Eric Hao , Yale N. Patt, Alternative implementations of hybrid branch predictors, Proceedings of the 28th annual international symposium on Microarchitecture, p.252-257, November 29-December 01, 1995, Ann Arbor, Michigan, United States
	Cliff Young , Nicolas Gloy , Michael D. Smith, A comparative analysis of schemes for correlated branch prediction, ACM SIGARCH Computer Architecture News, v.23 n.2, p.276-286, May 1995
	Quinn Jacobson , Eric Rotenberg , James E. Smith, Path-based next trace prediction, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.14-23, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	Eric Hao , Po-Yung Chang , Marius Evers , Yale N. Patt, Increasing the instruction fetch rate via block-structured instruction set architectures, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.191-200, December 02-04, 1996, Paris, France
	Juan L. Aragón , José González , Antonio González , James E. Smith, Dual path instruction processing, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
	Cliff Young , Michael D. Smith, Static correlated branch prediction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.1028-1075, Sept. 1999
	Po-Yung Chang , Eric Hao , Tse-Yu Yeh , Yale Patt, Branch classification: a new mechanism for improving branch predictor performance, Proceedings of the 27th annual international symposium on Microarchitecture, p.22-31, November 30-December 02, 1994, San Jose, California, United States
	Stuart Sechrest , Chih-Chieh Lee , Trevor Mudge, The role of adaptivity in two-level adaptive branch prediction, Proceedings of the 28th annual international symposium on Microarchitecture, p.264-269, November 29-December 01, 1995, Ann Arbor, Michigan, United States
	Prasad N. Golla , Eric C. Lin, A dynamic scheduling logic for exploiting multiple functional units in single chip multithreaded architectures, Proceedings of the 1999 ACM symposium on Applied computing, p.466-473, February 28-March 02, 1999, San Antonio, Texas, United States
	Ravi Nair, Dynamic path-based branch correlation, Proceedings of the 28th annual international symposium on Microarchitecture, p.15-23, November 29-December 01, 1995, Ann Arbor, Michigan, United States
	M. Farrens , G. Tyson , A. R. Pleszkun, A study of single-chip processor/cache organizations for large numbers of transistors, ACM SIGARCH Computer Architecture News, v.22 n.2, p.338-347, April 1994
	Yiannakis Sazeides , James E. Smith, Modeling program predictability, ACM SIGARCH Computer Architecture News, v.26 n.3, p.73-84, June 1998
	Sanjay J. Patel , Tony Tung , Satarupa Bose , Matthew M. Crum, Increasing the size of atomic instruction blocks using control flow assertions, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.303-313, December 2000, Monterey, California, United States
	John Kalamatianos , David R. Kaeli, Predicting indirect branches via data compression, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.272-281, November 1998, Dallas, Texas, United States
	Gary Tyson , Matthew Farrens , John Matthews , Andrew R. Pleszkun, A modified approach to data cache management, Proceedings of the 28th annual international symposium on Microarchitecture, p.93-103, November 29-December 01, 1995, Ann Arbor, Michigan, United States
	Mikko H. Lipasti , John Paul Shen, Exceeding the dataflow limit via value prediction, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.226-237, December 02-04, 1996, Paris, France
	Toni Juan , Sanji Sanjeevan , Juan J. Navarro, Dynamic history-length fitting: a third level of adaptivity for branch prediction, ACM SIGARCH Computer Architecture News, v.26 n.3, p.155-166, June 1998
	Daniel A. Jiménez , Stephen W. Keckler , Calvin Lin, The impact of delay on the design of branch predictors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.67-76, December 2000, Monterey, California, United States
	Mikko H. Lipasti , Christopher B. Wilkerson , John Paul Shen, Value locality and load value prediction, ACM SIGPLAN Notices, v.31 n.9, p.138-147, Sept. 1996
	Thomas M. Conte , Kishore N. Menezes , Mary Ann Hirsch, Accurate and practical profile-driven compilation using the profile buffer, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.36-45, December 02-04, 1996, Paris, France
	Eric Hao , Po-Yung Chang , Yale N. Patt, The effect of speculatively updating branch history on branch prediction accuracy, revisited, Proceedings of the 27th annual international symposium on Microarchitecture, p.228-232, November 30-December 02, 1994, San Jose, California, United States
	Kimberly Keeton , David A. Patterson , Yong Qiang He , Roger C. Raphael , Walter E. Baker, Performance characterization of a Quad Pentium Pro SMP using OLTP workloads, ACM SIGARCH Computer Architecture News, v.26 n.3, p.15-26, June 1998
	Tse-Yu Yeh , Yale N. Patt, Alternative implementations of two-level adaptive branch prediction, ACM SIGARCH Computer Architecture News, v.20 n.2, p.124-134, May 1992
	Tse-Yu Yeh , Yale N. Patt, Alternative implementations of two-level adaptive branch prediction, 25 years of the international symposia on Computer architecture (selected papers), p.451-461, June 27-July 02, 1998, Barcelona, Spain
	Tse-Yu Yeh , Yale N. Patt, Retrospective: alternative implementations of two-level adaptive training branch prediction, 25 years of the international symposia on Computer architecture (selected papers), p.87-88, June 27-July 02, 1998, Barcelona, Spain
	David I. August , John W. Sias , Jean-Michel Puiatti , Scott A. Mahlke , Daniel A. Connors , Kevin M. Crozier , Wen-mei W. Hwu, The program decision logic approach to predicated execution, ACM SIGARCH Computer Architecture News, v.27 n.2, p.208-219, May 1999
	Gary S. Tyson , Todd M. Austin, Improving the accuracy and performance of memory communication through renaming, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.218-227, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	Alan J. Drake , Todd D. Basso , Spencer M. Gold , Keith L. Kraver , Phiroze N. Parakh , Claude R. Gauthier , P. Sean Stetson , Richard B. Brown, CGaAs PowerPC FXU, Proceedings of the 37th conference on Design automation, p.730-735, June 05-09, 2000, Los Angeles, California, United States
	Shlomit S. Pinter , Adi Yoaz, Tango: a hardware-based data prefetching technique for superscalar processors, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.214-225, December 02-04, 1996, Paris, France
	Srinivas Mantripragada , Alexandru Nicolau, Using profiling to reduce branch misprediction costs on a dynamically scheduled processor, Proceedings of the 14th international conference on Supercomputing, p.206-214, May 08-11, 2000, Santa Fe, New Mexico, United States
	Marius Evers , Po-Yung Chang , Yale N. Patt, Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches, ACM SIGARCH Computer Architecture News, v.24 n.2, p.3-11, May 1996
	Tse-Yu Yeh , Yale N. Patt, A comparison of dynamic branch predictors that use two levels of branch history, ACM SIGARCH Computer Architecture News, v.21 n.2, p.257-266, May 1993
	David I. August , Wen-mei W. Hwu , Scott A. Mahlke, A framework for balancing control flow and predication, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.92-103, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	Freddy Gabbay , Avi Mendelson, Using value prediction to increase the power of speculative execution hardware, ACM Transactions on Computer Systems (TOCS), v.16 n.3, p.234-270, Aug. 1998
	Alexander V. Veidenbaum , Weiyu Tang , Rajesh Gupta , Alexandru Nicolau , Xiaomei Ji, Adapting cache line size to application behavior, Proceedings of the 13th international conference on Supercomputing, p.145-154, June 20-25, 1999, Rhodes, Greece
	Michael Butler , Yale Patt, A comparative performance evaluation of various state maintenance mechanisms, Proceedings of the 26th annual international symposium on Microarchitecture, p.70-79, December 01-03, 1993, Austin, Texas, United States
	IEEE Transactions on Computers Staff, Optimal 2-Bit Branch Predictors, IEEE Transactions on Computers, v.44 n.5, p.698-702, May 1995
	Tse-Yu Yeh , Yale N. Patt, A comprehensive instruction fetch mechanism for a processor supporting speculative execution, ACM SIGMICRO Newsletter, v.23 n.1-2, p.129-139, Dec. 1992
	An-Chow Lai , Babak Falsafi, Selective, accurate, and timely self-invalidation using last-touch prediction, ACM SIGARCH Computer Architecture News, v.28 n.2, p.139-148, May 2000
	Cliff Young , Michael D. Smith, Improving the accuracy of static branch prediction using branch correlation, ACM SIGPLAN Notices, v.29 n.11, p.232-241, Nov. 1994
	Gary Scott Tyson, The effects of predicated execution on branch prediction, Proceedings of the 27th annual international symposium on Microarchitecture, p.196-206, November 30-December 02, 1994, San Jose, California, United States
	Stuart Sechrest , Chih-Chieh Lee , Trevor Mudge, Correlation and aliasing in dynamic branch predictors, ACM SIGARCH Computer Architecture News, v.24 n.2, p.22-32, May 1996
	Nicolas Gloy , Cliff Young , J. Bradley Chen , Michael D. Smith, An analysis of dynamic branch prediction schemes on system workloads, ACM SIGARCH Computer Architecture News, v.24 n.2, p.12-21, May 1996
	Andrew Wolfe , Rodney Boleyn, Two-ported cache alternatives for superscalar processors, Proceedings of the 26th annual international symposium on Microarchitecture, p.41-48, December 01-03, 1993, Austin, Texas, United States
	Pierre Michaud , André Seznec , Richard Uhlig, Trading conflict and capacity aliasing in conditional branch predictors, ACM SIGARCH Computer Architecture News, v.25 n.2, p.292-303, May 1997
	Tse-Yu Yeh , Deborah T. Marr , Yale N. Patt, Increasing the instruction fetch rate via multiple branch prediction and a branch address cache, Proceedings of the 7th international conference on Supercomputing, p.67-76, July 19-23, 1993, Tokyo, Japan
	Jared Stark , Marius Evers , Yale N. Patt, Variable length path branch prediction, ACM SIGPLAN Notices, v.33 n.11, p.170-179, Nov. 1998
	Erik Jacobsen , Eric Rotenberg , J. E. Smith, Assigning confidence to conditional branch predictions, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.142-152, December 02-04, 1996, Paris, France
	Sangwook P. Kim , Gary S. Tyson, Analyzing the working set characteristics of branch execution, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.49-58, November 1998, Dallas, Texas, United States
	Marius Evers , Sanjay J. Patel , Robert S. Chappell , Yale N. Patt, An analysis of correlation and predictability: what makes two-level branch predictors work, ACM SIGARCH Computer Architecture News, v.26 n.3, p.52-61, June 1998
	Tao Li , Lizy Kurian John , Anand Sivasubramaniam , N. Vijaykrishnan , Juan Rubio, Understanding and improving operating system effects in control flow prediction, ACM SIGPLAN Notices, v.37 n.10, October 2002
	G. Palermo , M. Sam , C. Silvan , V. Zaccari , R. Zafalo, Branch prediction techniques for low-power VLIW processors, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
	Gabriel H. Loh, Exploiting data-width locality to increase superscalar execution bandwidth, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Haitham Akkary , Srikanth T. Srinivasan , Konrad Lai, Recycling waste: exploiting wrong-path execution to improve branch prediction, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA
	Lucian N. Vintan , Marius Sbera , Ioan Z. Mihu , Adrian Florea, An alternative to branch prediction: pre-computed branches, ACM SIGARCH Computer Architecture News, v.31 n.3, June 2003
	Colin Egan , Gordon Steven , Patrick Quick , Rubén Anguera , Fleur Steven , Lucian Vintan, Two-level branch prediction using neural networks, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.12-15, p.557-570, December 2003
	Stephen Somogyi , Thomas F. Wenisch , Nikolaos Hardavellas , Jangwoo Kim , Anastassia Ailamaki , Babak Falsafi, Memory coherence activity prediction in commercial workloads, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.37-45, June 20-20, 2004, Munich, Germany
	Chien-Ming Chen , Chung-Ta King, Walk-Time Address Adjustment for Improving the Accuracy of Dynamic Branch Prediction, IEEE Transactions on Computers, v.48 n.5, p.457-469, May 1999
	A. N. Eden , T. Mudge, The YAGS branch prediction scheme, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.69-77, November 1998, Dallas, Texas, United States
	Karel Driesen , Urs Hölzle, The cascaded predictor: economical and adaptive branch target prediction, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.249-258, November 1998, Dallas, Texas, United States
	Scott A. Mahlke , Richard E. Hank , Roger A. Bringmann , John C. Gyllenhaal , David M. Gallagher , Wen-mei W. Hwu, Characterizing the impact of predicated execution on branch prediction, Proceedings of the 27th annual international symposium on Microarchitecture, p.217-227, November 30-December 02, 1994, San Jose, California, United States
	Po-Yung Chang , Eric Hao , Yale N. Patt , Pohua P. Chang, Using predicated execution to improve the performance of a dynamically scheduled machine with speculative execution, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.99-108, June 27-29, 1995, Limassol, Cyprus
	Po-Yung Chang , Eric Hao , Yale N. Patt, Target prediction for indirect jumps, ACM SIGARCH Computer Architecture News, v.25 n.2, p.274-283, May 1997
	Prabhakar Raghavan , Hadas Shachnai , Mira Yaniv, Dynamic schemes for speculative execution of code, Performance Evaluation, v.53 n.2, p.125-142, July 2003
	Yiannakis Sazeides , James E. Smith, Limits of Data Value Predictability, International Journal of Parallel Programming, v.27 n.4, p.229-256, Aug. 1999
	Dharmesh Parikh , Kevin Skadron , Yan Zhang , Mircea Stan, Power-Aware Branch Prediction: Characterization and Design, IEEE Transactions on Computers, v.53 n.2, p.168-186, February 2004
	Sang-Jeong Lee , Pen-Chung Yew, On Augmenting Trace Cache for High-Bandwidth Value Prediction, IEEE Transactions on Computers, v.51 n.9, p.1074-1088, September 2002
	Gary S. Tyson , Todd M. Austin, Memory Renaming: Fast, Early and Accurate Processing of Memory Communication, International Journal of Parallel Programming, v.27 n.5, p.357-380, Oct. 1999
	Hans Vandierendonck , Koen De Bosschere, XOR-Based Hash Functions, IEEE Transactions on Computers, v.54 n.7, p.800-812, July 2005
	David R. Kaeli , Philip G. Emma, Improving the Accuracy of History-Based Branch Prediction, IEEE Transactions on Computers, v.46 n.4, p.469-472, April 1997
	Sanjay Jeram Patel , Daniel Holmes Friendly , Yale N. Patt, Evaluation of Design Options for the Trace Cache Fetch Mechanism, IEEE Transactions on Computers, v.48 n.2, p.193-204, February 1999
	Harsh Sharangpani , Ken Arora, Itanium Processor Microarchitecture, IEEE Micro, v.20 n.5, p.24-43, September 2000
	Daniel A. Jiménez , Calvin Lin, Neural methods for dynamic branch prediction, ACM Transactions on Computer Systems (TOCS), v.20 n.4, p.369-397, November 2002
	J. González , A. González, Control-Flow Speculation through Value Prediction, IEEE Transactions on Computers, v.50 n.12, p.1362-1376, December 2001
	C. H. Perleberg , A. J. Smith, Branch Target Buffer Design and Optimization, IEEE Transactions on Computers, v.42 n.4, p.396-412, April 1993
	Daniel A. Jiménez, Code placement for improving dynamic branch prediction accuracy, ACM SIGPLAN Notices, v.40 n.6, June 2005
	Sami Yehia , Jean-Francois Collard , Olivier Temam, Load squared: adding logic close to memory to reduce the latency of indirect loads with high miss ratios, ACM SIGARCH Computer Architecture News, v.33 n.3, June 2005
	Michael Kistler , Lorenzo Alvisi, Improving the Performance of Software Distributed Shared Memory with Speculation, IEEE Transactions on Parallel and Distributed Systems, v.16 n.9, p.885-896, September 2005
	M. Monchiero , G. Palermo , M. Sami , C. Silvano , V. Zaccaria , R. Zafalon, Low-power branch prediction techniques for VLIW architectures: a compiler-hints based approach, Integration, the VLSI Journal, v.38 n.3, p.515-524, January 2005
	Zhijian Lu , John Lach , Mircea R. Stan , Kevin Skadron, Alloyed branch history: combining global and local branch history for robust performance, International Journal of Parallel Programming, v.31 n.2, p.137-177, April 2003
	Augustus K. Uht , Vijay Sindagi , Sajee Somanathan, Branch Effect Reduction Techniques, Computer, v.30 n.5, p.71-81, May 1997
	DongRui Fan , HongBo Yang , GuangRong Gao , RongCai Zhao, Evaluation and choice of various branch predictors for low-power embedded processor, Journal of Computer Science and Technology, v.18 n.6, p.833-838, November 2003
	David I. August , Wen-Mei W. Hwu , Scott A. Mahlke, The Partial Reverse If-Conversion Framework for Balancing Control Flow and Predication, International Journal of Parallel Programming, v.27 n.5, p.381-423, Oct. 1999
	Alan Fern , Robert Givan , Babak Falsafi , T. N. Vijaykumar, Dynamic feature selection for hardware prediction, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.4, p.213-234, April 2006
	Onur Mutlu , Hyesoon Kim , David N. Armstrong , Yale N. Patt, Using the first-level caches as filters to reduce the pollution caused by speculative memory references, International Journal of Parallel Programming, v.33 n.5, p.529-559, October 2005
	James O. Bondi , Ashwini K. Nanda , Simonjit Dutta, Integrating a misprediction recovery cache (MRC) into a superscalar pipeline, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.14-23, December 02-04, 1996, Paris, France
	Joel Emer , Nikolas Gloy, A language for describing predictors and its application to automatic synthesis, ACM SIGARCH Computer Architecture News, v.25 n.2, p.304-314, May 1997
	Thomas M. Conte , Burzin A. Patel , J. Stan Cox, Using branch handling hardware to support profile-driven optimization, Proceedings of the 27th annual international symposium on Microarchitecture, p.12-21, November 30-December 02, 1994, San Jose, California, United States
	Stephen S. Brown , Jeet Asher , William H. Mangione-Smith, Offline program re-mapping to improve branch prediction efficiency in embedded systems, Proceedings of the 2000 conference on Asia South Pacific design automation, p.111-116, January 2000, Yokohama, Japan
	Scott Mahlke , Balas Natarajan, Compiler synthesized dynamic branch prediction, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.153-164, December 02-04, 1996, Paris, France
	Shien-Tai Pan , Kimming So , Joseph T. Rahmeh, Improving the accuracy of dynamic branch prediction using branch correlation, ACM SIGPLAN Notices, v.27 n.9, p.76-84, Sept. 1992
	N. Vijaykrishnan , N. Ranganathan, Tuning branch predictors to support virtual method invocation in java, Proceedings of the 5th conference on USENIX Conference on Object-Oriented Technologies & Systems, p.16-16, May 03-07, 1999, San Diego, California
	Veerle Desmet , Lieven Eeckhout , Koen De Bosschere, Improved composite confidence mechanisms for a perceptron branch predictor, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.3, p.143-151, March 2006
	Juan C. Moure , Domingo Benítez , Dolores I. Rexachs , Emilio Luque, Wide and efficient trace prediction using the local trace predictor, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
	Prasad N. Golla , Eric C. Lin, A comparison of the effect of branch prediction on multithreaded and scalar architectures, ACM SIGARCH Computer Architecture News, v.26 n.4, p.3-11, September 1998
	Jong Wook Kwak , Chu Shik Jhon, Dynamic per-branch history length adjustment to improve branch prediction accuracy, Microprocessors & Microsystems, v.31 n.1, p.63-76, February, 2007
	Norman Lam , Si-En Chang , Mark L. Manwaring, Evaluating the performance of dynamic branch prediction schemes with BPSim, Proceedings of the 1997 workshop on Computer architecture education, p.9-es, January 01, 1997
	Takashi Yokota , Kanemitsu Ootsu , Takanobu Baba, Introducing entropies for representing program behaviors and branch predictor performances, Experimental computer science on Experimental computer science, p.18-18, June 13-14, 2007, San Diego
	Anastassia Ailamaki , David J. DeWitt , Mark D. Hill , David A. Wood, DBMSs on a Modern Processor: Where Does Time Go?, Proceedings of the 25th International Conference on Very Large Data Bases, p.266-277, September 07-10, 1999
	Karel Slany, Branch predictor on-line evolutionary system, Proceedings of the 10th annual conference on Genetic and evolutionary computation, July 12-16, 2008, Atlanta, GA, USA
	Takashi Yokota , Kanemitsu Ootsu , Takanobu Baba, Introducing entropies for representing program behavior and branch predictor performance, Proceedings of the 2007 workshop on Experimental computer science, p.17-es, June 13-14, 2007, San Diego, California
	Sami Yehia , Jean-Francois Collard , Olivier Temam, Load squared: Adding logic close to memory to reduce the latency of indirect loads in embedded and general systems, Journal of Embedded Computing, v.2 n.1, p.5-14, January 2006
	Xiaotong Zhuang , Hsien-Hsin S. Lee, Reducing Cache Pollution via Dynamic Data Prefetch Filtering, IEEE Transactions on Computers, v.56 n.1, p.18-31, January 2007
	Tao Li , Lizy Kurian John , Anand Sivasubramaniam , N. Vijaykrishnan , Juan Rubio, OS-Aware Branch Prediction: Improving Microprocessor Control Flow Prediction for Operating Systems, IEEE Transactions on Computers, v.56 n.1, p.2-17, January 2007
	Renee St. Amant , Daniel A. Jimenez , Doug Burger, Low-power, high-performance analog neural branch prediction, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.447-458, November 08-12, 2008