Comparing static and dynamic code scheduling for multiple-instruction-issue processors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Comparing static and dynamic code scheduling for multiple-instruction-issue processors

Full text

Pdf (903 KB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 24th annual international symposium on Microarchitecture table of contents

Albuquerque, New Mexico, Puerto Rico

Pages: 25 - 33

Year of Publication: 1991

ISBN:0-89791-460-0

Authors

Pohua P. Chang	Center for Reliable and High-Performance Computing, University of Illinois, Urbana, IL
William Y. Chen	Center for Reliable and High-Performance Computing, University of Illinois, Urbana, IL
Scott A. Mahlke	Center for Reliable and High-Performance Computing, University of Illinois, Urbana, IL
Wen-mei W. Hwu	Center for Reliable and High-Performance Computing, University of Illinois, Urbana, IL

Sponsors

IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 12, Citation Count: 6

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/123465.123471 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Acosta 86	R D Acosta , J Kjelstrup , H C Torng, An instruction issuing approach to enhancing performance in multiple functinal unit processors, IEEE Transactions on Computers, v.35 n.9, p.815-828, Sept. 1986 [doi>10.1109/TC.1986.1676841]
	Amd	Advanced Micro Devices, 'Am29000 Streamlined Instruction Processor, Advance Information", Publication Number 09075, Rev. A, Amendment/0, Sunnyvale, California.
	Chang 90	P. P. Chang, S. A. Mahlke, W. Y. Chen, and W. W. Hwu, "Code Optimization Techniques for Multiple-instructionissue Architectures," Center for Reliable and High-Performance Computing Report, Uiversity of Illinois, in preparation.
	Cohn 89	Robert Cohn , Thomas Gross , Monica Lam, Architecture and compiler tradeoffs for a long instruction wordprocessor, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.2-14, April 03-06, 1989, Boston, Massachusetts, United States
	Colwell 87	Robert P. Colwell , Robert P. Nix , John J. O'Donnell , David B. Papworth , Paul K. Rodman, A VLIW architecture for a trace scheduling compiler, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.180-192, October 1987, Palo Alto, California, United States
	Ellis 86	John R. Ellis, Bulldog: a compiler for VLSI architectures, MIT Press, Cambridge, MA, 1986
	Fisher 81	J.A Fisher, "Trace scheduling: A technique for global microcode compaction", iEEE Transactions on Uomputersj vol.c- 30, no.7, July 1981.
	Fisher 83	Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden
	Golumbic 90	M. C. Golumbic , V. Rainish, Instruction scheduling beyond basic blocks, IBM Journal of Research and Development, v.34 n.1, p.93-97, Jan. 1990
	Gross 86	Thomas Gross , Monica S. Lam, Compilation for a high-performance systolic array, Proceedings of the 1986 SIGPLAN symposium on Compiler construction, p.27-38, June 25-27, 1986, Palo Alto, California, United States
	Hennessy 83	John L. Hennessy , Thomas Gross, Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.3, p.422-448, July 1983 [doi>10.1145/2166.357217]
	Howland 87	Michael A. Howland , Robert A. Mueller , Philip H. Sweany, Trace scheduling optimization in a retargetable microcode compiler, Proceedings of the 20th annual workshop on Microprogramming, p.106-114, December 01-04, 1987, Colorado Springs, Colorado, United States [doi>10.1145/255305.255325]
	Hwu 86	W. Hwu , Y. N. Patt, HPSm, a high performance restricted data flow architecture having minimal functionality, Proceedings of the 13th annual international symposium on Computer architecture, p.297-306, June 02-05, 1986, Tokyo, Japan
	Hwu 89.3	P. P. Chang , W.-W. Hwu, Inline function expansion for compiling C programs, Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation, p.246-257, June 19-23, 1989, Portland, Oregon, United States
	Hwu 90	W.W. Hwu and Pohua P. Chang, 'Efficient Instruction Sequencing with Inline Target Insertion", Coordinated Science Laboratory Report, UILU-ENG-90- 2215, CSG-123, May, 1990.
	IBM 90	IBM, Special Issue on IBM RISC System/6000 Processor, IBM Journal o/Research and Development, vol. 34, no. 1, January, 1990.
	Intel 89	Intel, "i860(TM) 64-Bit Microprocessor", Order Number 240296-002, Santa Clara, California, April, 1989.
	Jouppi 89	N. P. Jouppi , D. W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.272-282, April 03-06, 1989, Boston, Massachusetts, United States
	Kane 87	G. Kane, MIPS R~O00 RISC Architecture, Prentice Hall, Englewood Cliffs, NJ, 1987.
	Kogge 81	P.M. Kogge, The Architecture of Pipelined Computers, pp.237-243, McGraw-Hill, 1981.
	Lam 88	M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, United States
	Nicolau 85	A. Nicolau, "Uniform parallelism exploitation in ordinary programs", Proceedings of the International Conference on Parallel Processing, pp.614-618, August, 1985.
	Patt 85	Y. N. Patt , W. M. Hwu , M. Shebanow, HPS, a new microarchitecture: rationale and introduction, Proceedings of the 18th annual workshop on Microprogramming, p.103-108, December 03-06, 1985, Pacific Grove, California, United States
	Rau 81	B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, p.183-198, December 01-01, 1981, Chatham, Massachusetts, United States
	Rau 89	B. Ramakrishna Rau , David W. L. Yen , Wei Yen , Ross A. Towie, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs, Computer, v.22 n.1, p.12-26, 28-30, 32-35, January 1989 [doi>10.1109/2.19820]
	Smith 89	M. D. Smith , M. Johnson , M. A. Horowitz, Limits on multiple instruction issue, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.290-302, April 03-06, 1989, Boston, Massachusetts, United States
	Smith 90	Michael D. Smith , Monica S. Lam , Mark A. Horowitz, Boosting beyond static scheduling in a superscalar processor, Proceedings of the 17th annual international symposium on Computer Architecture, p.344-354, May 28-31, 1990, Seattle, Washington, United States
	Sohi 87	G. S. Sohi , S. Vajapeyam, Instruction issue logic for high-performance, interruptable pipelined processors, Proceedings of the 14th annual international symposium on Computer architecture, p.27-34, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30354]
	Sohi 89	Gurindar S. Sohi , Sriram Vajapeyam, Tradeoffs in instruction format design for horizontal architectures, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.15-25, April 03-06, 1989, Boston, Massachusetts, United States
	Sparc 87	The SPARCTM Architecture Manual, Part No. 800-1399-07, Revision 50, SUN, Mountain View, California, August 1987.
	Thornton 70	J. E. Thornton, Design of a Computer—The Control Data 6600, Scott Foresman & Co, 1970
	Tomasulo 67	R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", IBM Journal of Research and Development, vot.ll, pp.25-33, January, I967.
	Uht 87	Augustus K. Uht , Constantine D. Polychronopoulos , John F. Kolen, On the combination of hardware and software concurrency extraction methods, Proceedings of the 20th annual workshop on Microprogramming, p.133-141, December 01-04, 1987, Colorado Springs, Colorado, United States [doi>10.1145/255305.255331]
	Warren 90	H. S. Warren, Jr., Instruction scheduling for the IBM RISC System/6000 processor, IBM Journal of Research and Development, v.34 n.1, p.85-92, Jan. 1990
	Weiss 87	Shlomo Weiss , James E. Smith, A study of scalar compilation techniques for pipelined supercomputers, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.105-109, October 1987, Palo Alto, California, United States

CITED BY 6

	William Y. Chen , Scott A. Mahlke , Wen-mei W. Hwu , Tokuzo Kiyohara , Pohua P. Chang, Tolerating data access latency with register preloading, Proceedings of the 6th international conference on Supercomputing, p.104-113, July 19-24, 1992, Washington, D. C., United States
	James E. Bennett , Michael J. Flynn, Prediction caches for superscalar processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.81-90, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	David M. Gallagher , William Y. Chen , Scott A. Mahlke , John C. Gyllenhaal , Wen-mei W. Hwu, Dynamic memory disambiguation using the memory conflict buffer, ACM SIGPLAN Notices, v.29 n.11, p.183-193, Nov. 1994
	Thomas Kistler , Michael Franz, Continuous program optimization: A case study, ACM Transactions on Programming Languages and Systems (TOPLAS), v.25 n.4, p.500-548, July 2003
	Daniel M. Lavery , Pohua P. Chang , Scott A. Mahlke , William Y. Chen , Wen-mei W. Hwu, The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors, IEEE Transactions on Computers, v.44 n.3, p.353-370, March 1995
	Francesco Spadini , Brian Fahs , Sanjay Patel , Steven S. Lumetta, Improving quasi-dynamic schedules through region slip, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California