| An adaptive two-level management for the flash translation layer in embedded systems |
| Full text |
Pdf
(746 KB)
|
| Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
table of contents
San Jose, California
SESSION: Advances in embedded system design
table of contents
Pages: 601 - 606
Year of Publication: 2006
ISBN ~ ISSN:1092-3152 , 1-59593-389-1
|
|
Authors
|
|
Chin-Hsien Wu
|
National Taiwan University, Taipei, Taiwan, ROC
|
|
Tei-Wei Kuo
|
National Taiwan University, Taipei, Taiwan, ROC
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 26, Downloads (12 Months): 166, Citation Count: 6
|
|
|
ABSTRACT
While the capacity of flash-memory storage systems keeps increasing significantly, effective and efficient management of flash-memory space has become a critical design issue! Different granularities in space management impose different management costs and mapping efficiency. In this paper, we explore an address translation mechanism that can dynamically and adaptively switch between two granularities in the mapping of logical block addresses into physical block addresses in flash memory management. The objective is to provide good performance in address mapping and space utilization and, at the same time, to have the memory space requirements, and the garbage collection overhead under proper management. The experimental results show that the proposed adaptive mechanism could provide significant performance improvement over the well-known coarsegrained management mechanism NFTL (NAND Flash Translation Layer) over realistic workloads.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to Flash Memory," Proceedings of The IEEE, Vol. 91, No. 4, April 2003.
|
| |
2
|
|
| |
3
|
J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, "A Space-Efficient Flash Translation Layer for Compact-Flash Systems," IEEE Transactions on Consumer Electronics, Vol. 48, No. 2, MAY 2002.
|
 |
4
|
Michael Wu , Willy Zwaenepoel, eNVy: a non-volatile, main memory storage system, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.86-97, October 05-07, 1994, San Jose, California, United States
|
| |
5
|
|
| |
6
|
|
 |
7
|
|
 |
8
|
|
 |
9
|
Chin-Hsien Wu , Li-Pin Chang , Tei-Wei Kuo, An efficient R-tree implementation over flash-memory storage systems, Proceedings of the 11th ACM international symposium on Advances in geographic information systems, p.17-24, November 07-08, 2003, New Orleans, Louisiana, USA
[doi> 10.1145/956676.956679]
|
 |
10
|
|
| |
11
|
|
| |
12
|
U.S. Pat. No. 5,404,485 "FLASH FILE SYSTEM"
|
| |
13
|
U.S. Pat. No. 5,937,425 "FLASH FILE SYSTEM OPTIMIZED FOR PAGE-MODE FLASH TECHNOLOGIES"
|
| |
14
|
Intel Corporation, "Understanding the Flash Translation Layer(FTL) Specification".
|
| |
15
|
Intel Corporation, "Software Concerns of Implementing a Resident Flash Disk".
|
| |
16
|
Intel Corporation, "FTL Logger Exchanging Data with FTL Systems".
|
| |
17
|
Intel Corporation, "LFS File Manager Software: LFM".
|
| |
18
|
Samsung Electronics. NAND flash-memory datasheet and SmartMedia data book, 2006.
|
CITED BY 6
|
|
|
|
|
Jin Kyu Kim , Hyung Gyu Lee , Shinho Choi , Kyoung Il Bahng, A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems, Proceedings of the 7th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA
|
|
|
|
|
|
|
|
|
|
|
|
Zhanzhan Liu , Lihua Yue , Peng Wei , Peiquan Jin , Xiaoyan Xiang, An adaptive block-set based management for large-scale flash memory, Proceedings of the 2009 ACM symposium on Applied Computing, March 08-12, 2009, Honolulu, Hawaii
|
|