ACM Home Page
Please provide us with feedback. Feedback
Soft error derating computation in sequential circuits
Full text PdfPdf (180 KB)
Source International Conference on Computer Aided Design archive
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design table of contents
San Jose, California
SESSION: Emerging topics in signal integrity and reliability table of contents
Pages: 497 - 501  
Year of Publication: 2006
ISBN ~ ISSN:1092-3152 , 1-59593-389-1
Authors
Hossein Asadi  Northeastern University, Boston, MA
Mehdi B. Tahoori  Northeastern University, Boston, MA
Sponsors
IEEE-CS : Computer Society
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 8,   Downloads (12 Months): 33,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1233501.1233602
What is a DOI?

ABSTRACT

Soft error tolerant design becomes more crucial due to exponential increase in the vulnerability of computer systems to soft errors. Accurate estimation of soft error rate (SER), the probability of system failure due to soft errors, is a key factor in design of cost-effective soft error resilient systems. We present a very fast and accurate approach based on enhanced static timing analysis and signal probabilities to estimate the probability of latching an incorrect value in the system bistables (timing derating). Experimental results and comparison with fault injections using timing accurate Monte-Carlo simulations show that the accuracy of our approach is within 1% while orders of magnitude faster.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
G. Asadi and M. B. Tahoori, "An Analytical Approach for Soft Error Rate Estimation In Digital Circuits," Proc. Intl. Symp. on Circuits and Systems, pp. 2991--2994, May 2005.
 
3
K. Mohanram and N. A. Touba, "Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits," Proc. Int'l Test Conf., pp. 893--901, 2003.
 
4
H. T. Nguyen and Y. Yagil, "A Systematic Approach to SER Estimation and Solutions," Proc. Intl. Reliability Physical Symp., pp. 60--70, 2003.
 
5
 
6
 
7
B. Zhang and M. Orshansky, "Symbolic Simulation of the Propagation and Filtering of Transient Faulty Pulses," Proc. SELSE Workshop, Urbana-Champaign, April 2005.
 
8

Collaborative Colleagues:
Hossein Asadi: colleagues
Mehdi B. Tahoori: colleagues