Thermal sensor allocation and placement for reconfigurable systems

ABSTRACT

Temperature monitoring using thermal sensors is an essential tool for evaluating the thermal behavior and sustaining the reliable operation in high-performance and high-power systems. With current technology scaling and integration trends timely and accurate detection of localized heating will be evermore important. In this work, we address the creation of a resource efficient sensor infrastructure for computing systems that are of regular nature, such as logic array-based computing platforms. We propose algorithms to embed thermal sensors into a regular structure to minimize the number of sensors and determine sensor locations required to maintain a given accuracy in temperature sensing for a given design. Our algorithms are tailored for minimal usage of thermal sensors to suit a variety of architectural conditions. For programmable logic arrays the highly application-specific usage of the hardware resources leads to unpredictable thermal profiles. As a result, post-manufacture instantiation of thermal sensors is desired, which in turn demands the use of native hardware resources, which can be scarce. We demonstrate that using our techniques the number of sensors required to monitor a set of hotspots is reduced by 75% on an average, across different sizes of logic arrays for different hotspot distributions compared to a uniform distribution of sensors throughout the fabrics.

REFERENCES

• 1: Altera. Excalibur Device Overview.
• 2: Xilinx, PowerPC in Virtex-4 FX.
• 3: Lesea, A. and M. Alexander. Powering Xilinx FPGAs. 2002
• 4: Gunther, S., et al., Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, February 2001.
• 5: Xilinx. Answers Database: Virtex/Virtex-E/Virtex-II/Virtex Pro/Virtex-4 - What are temperature-sensing diode pins (DXP and DXN, TDN and TDP)? 2005
• 6: Sergio Lopez-Buedo , Javier Garrido , Eduardo Boemo, Thermal Testing on Reconfigurable Computers, IEEE Design & Test, v.17 n.1, p.84-91, January 2000 [doi>10.1109/54.825679]
• 7: Lopez-Buedo, S., J. Garrido, and E. I. Boemo, Dynamically Inserting, Operating, and Eliminating Thermal Sensors of FPGA-based Systems. IEEE Transactions on Components and Packaging Technologies, 2002. <b>25</b>(4): p. 561--566.
• 8: Siva Velusamy , Wei Huang , John Lach , Mircea Stan , Kevin Skadron, Monitoring Temperature in FPGA based SoCs, Proceedings of the 2005 International Conference on Computer Design, p.634-640, October 02-05, 2005 [doi>10.1109/ICCD.2005.78]
• 9: Mukherjee, R., S. Mondal, and S. O. Memik. A Sensor Distribution Algorithm for FPGAs with Minimal Dynamic Reconfiguration Overhead. in To appear in International Conference on Engineering of Reconfigurable Systems and Algorithms. 2006.
• 10: Mondal, S., R. Mukherjee, and S. O. Memik. Fine-Grain Thermal Profiling and Sensor Insertion for FPGAs. in IEEE International Symposium on Circuits and Systems 2006.
• 11: MacQueen, J. Some Methods for Classification and Analysis of Multivariate Observations. in Fifth Berkeley Symposium on Mathematical Statistics and Probability. 1967.
• 12: Meguerdichian, S., et al. Coverage Problems in Wireless Ad-hoc Sensor Networks. in INFOCOM 2001.
• 13: Chvatal, V., A Combinatorial Theorem in Plane Geometry. Journal of Combinatorial Theory 1975. <b>18</b>: p. 39--41.
• 14: Naveed A. Sherwani, Algorithms for VLSI Physical Design Automation, Kluwer Academic Publishers, Norwell, MA, 1995
• 15: Sergio Lopez-Buedo , Eduardo Boemo, Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968293]
• 16: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 17: Yonghong Yang , Zhenyu (Peter) Gu , Changyun Zhu , Li Shang , Robert P. Dick, Adaptive chip-package thermal analysis for synthesis and design, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 18: Yang, S. Logic Synthesis and Optimization Benchmarks. 1991: Microelectronics Center of North Carolina.
• 19: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 20: Poon, K. K., Power Estimation for Field Programmable Gate Arrays, in Dept. of Electrical and Computer Engg. 1999, University of British Columbia.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

General Terms:
Algorithms, Experimentation, Measurement

Keywords:
allocation, placement, sensor, temperature