A timing dependent power estimation framework considering coupling

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A timing dependent power estimation framework considering coupling

Full text

Pdf (223 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design table of contents

San Jose, California

SESSION: Timing and power analysis table of contents

Pages: 401 - 407

Year of Publication: 2006

ISBN ~ ISSN:1092-3152 , 1-59593-389-1

Authors

Debjit Sinha	Northwestern University, Evanston, IL
DiaaEldin Khalil	Northwestern University, Evanston, IL
Yehea Ismail	Northwestern University, Evanston, IL
Hai Zhou	Northwestern University, Evanston, IL

Sponsors

IEEE-CS : Computer Society
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 16, Citation Count: 2

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1233501.1233582 What is a DOI?

ABSTRACT

In this paper, we propose a timing dependent dynamic power estimation framework that considers the impact of coupling and glitches. We show that relative switching activities and times of coupled nets significantly affect dynamic power consumption, and neither should be ignored during power estimation. To capture the timing dependence, an approach to efficient representation and propagation of switching-window distributions through a circuit, considering coupling induced delay variations, is developed. Based on the propagated switchingwindow distributions, power consumption in charging or discharging coupling capacitances is calculated, and accounted for in the total power. Experimental results for the ISCAS'85 benchmarks demonstrate that ignoring the impact of timing dependent coupling on power can cause up to 59% error in coupling power estimation (up to 25% error in total power estimation).

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	D. W. Dobberpuhl et al., "A 200Mhz, 64bit dual-issue CMOS microprocessor," in IEEE Journal of Solid State Circuits, Vol 27(11), 1992, pp. 1555--1564.
	2	D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," in IEEE Journal of Solid State Circuits, Vol 29, 1994, pp. 663--670.
	3	R. Mehra, L. M. Guerra, and J. M. Rabaey, "A partitioning scheme for optimizing interconnect power," in IEEE Journal of Solid State Circuits, Vol 32, 1997, pp. 433--443.
	4	E. D. Man and M. Schobinger, "Power dissipation in the clock system of highly pipelined ULSI CMOS circuits," in Proc. International Workshop on Low Power Design, 1994, pp. 133--138.
	5	Jatuchai Pangjun , Sachin S. Sapatnekar, Low-power clock distribution using multiple voltages and reduced swings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.309-318, June 2002 [doi>10.1109/TVLSI.2002.1043334]
	6	Puneet Gupta , Andrew B. Kahng, Quantifying Error in Dynamic Power Estimation of CMOS Circuits, Proceedings of the 4th International Symposium on Quality Electronic Design, p.273, March 24-26, 2003
	7	S. C. Wong, G. Y. Lee, and D. J. Ma, "Modeling of interconnect capacitance, delay and crosstalk in VLSI," in IEEE Transactions on Semiconductor Manufacturing, Vol 13, 2000, pp. 108--111.
	8	Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. Custom Integrated and Circuits Conference, 2000, pp. 201--204.
	9	Nanoscale Integration and Modeling Group at ASU, Predictive technology models. http://www.eas.asu.edu/~ptm/.
	10	M. Ghoneima and Y. Ismail, "Effect of relative delay on the dissipated energy in coupled interconnects," in Proc. Intl. Symposium on Circuits and Systems, 2004, pp. 525--528.
	11	S. M. Kang, "Accurate simulation of power dissipation in VLSI circuits," in IEEE Journal of Solid State Circuits, Vol 21(5), 1986, pp. 889--891.
	12	M. A. Cirit, "Estimating dynamic power consumption of CMOS circuits," in Proc. Intl. Conf. on Computer-Aided Design, 1987, pp. 534--537.
	13	F. Najm, R. Burch, P. Yang, and I. Hajj, "Probabilistic simulation for reliability analysis of CMOS VLSI circuits," in IEEE Transactions on Computer Aided Design, 1990, pp. 439--450.
	14	Georgios I. Stamoulis , Ibrahim N. Hajj, Improved techniques for probabilistic simulation including signal correlation effects, Proceedings of the 30th international conference on Design automation, p.379-383, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164939]
	15	Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Efficient estimation of dynamic power consumption under a real delay model, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.224-228, November 07-11, 1993, Santa Clara, California, United States
	16	Taku Uchino , Jason Cong, An interconnect energy model considering coupling effects, Proceedings of the 38th conference on Design automation, p.555-558, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379022]
	17	A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE conference on Design automation, p.253-259, June 08-12, 1992, Anaheim, California, United States
	18	Michael G. Xakellis , Farid N. Najm, Statistical estimation of the switching activity in digital circuits, Proceedings of the 31st annual conference on Design automation, p.728-733, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196628]
	19	H. Zhou, "Timing analysis with crosstalk is a fixpoint on a complete lattice," in IEEE Transactions on Computer-Aided Design, September 2003, pp. 1261--1269.
	20	Pinhong Chen , Yuji Kukimoto , Chin-Chi Teng , Kurt Keutzer, On convergence of switching windows computation in presence of crosstalk noise, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA [doi>10.1145/505388.505410]
	21	S. S. Sapatnekar, "A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing," IEEE Transactions on Computer Aided Design, 2000.
	22	F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinatorial benchmark circuits," in Proc. Intl. Symposium on Circuits and Systems, 1985, pp. 695--698.
	23	Aseem Agarwal , Kaviraj Chopra , David Blaauw, Statistical Timing Based Optimization using Gate Sizing, Proceedings of the conference on Design, Automation and Test in Europe, p.400-405, March 07-11, 2005 [doi>10.1109/DATE.2005.281]
	24	Pinhong Chen , Yuji Kukimoto , Kurt Keutzer, Refining switching window by time slots for crosstalk noise calculation, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.583-586, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774658]

CITED BY 2

	Hanif Fatemi , Behnam Amelifar , Massoud Pedram, Power optimal MTCMOS repeater insertion for global buses, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
	Ashoka Sathanur , Antonio Pullini , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Timing-driven row-based power gating, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA