Handling inductance in early power grid verification

ABSTRACT

As part of integrated circuit design verification, one should check if the voltage drop on the power grid exceeds some critical threshold. One way to do this is by simulation, but that is computationally expensive and gets prohibitive for large circuits with a large variety of possible operational modes. Another limitation of a simulation-based approach is that it requires complete knowledge of the logic circuitry drawing current from the grid, thus precluding grid verification early in the design process. In this paper, we model the grid as an RLC circuit and we propose three verification techniques that can be applied in the early stages of the design process. These techniques do not require exact knowledge of the circuit currents. Instead, the currents drawn by the logic beneath the power grid are described by means of current constraints that capture the uncertainty about circuit details and activity. The first verification approach gives the exact worst-case voltage drop at every node of the grid, but it is slow. A second faster approach gives conservative bounds on the worst-case voltage drop at every node of the grid. The third approach is much faster; it is a conservative approach which simply checks if the grid voltage drop exceeds some pre-defined thresholds, without actually computing the worst-case voltage drop at every node.

REFERENCES

• 1: Rubil Ahmadi , Farid N. Najm, Timing Analysis in Presence of Power Supply and Ground Voltage Variations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.176, November 09-13, 2003 [doi>10.1109/ICCAD.2003.142]
• 2: T. R. Bashkow. The A matrix, new network description. IRE transactions on circuit Theory, 4(3), September 1957.
• 3: J. Czyzyk, S. Mehrotra, M. Wagner, and S. J. Wright. PCx User Guide (Version 1.1). Optimization Technology Center, Northwestern University, November 1997.
• 4: D. Kouroussis , I. A. Ferzli , F. N. Najm, Incremental partitioning-based vectorless power grid verification, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.358-364, November 06-10, 2005, San Jose, CA
• 5: Woo Hyung Lee , Sanjay Pant , David Blaauw, Analysis and Reduction of On-Chip Inductance Effects in Power Supply Grids, Proceedings of the 5th International Symposium on Quality Electronic Design, p.131-136, March 22-24, 2004
• 6: Atsushi Muramatsu , Masanori Hashimoto , Hidetoshi Onodera, Effects of on-chip inductance on power distribution grid, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA [doi>10.1145/1055137.1055152]
• 7: Maha Nizam , Farid N. Najm , Anirudh Devgan, Power grid voltage integrity verification, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077661]
• 8: R. Saigal. Linear Programming: a Modern Integrated Analysis. Kluwer Academic Publishers, 1995.
• 9: Navin Srivastava , Xiaoning Qi , Kaustav Banerjee, Impact of On-chip Inductance on Power Distribution Network Design for Nanometer Scale Integrated Circuits, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.346-351, March 21-23, 2005 [doi>10.1109/ISQED.2005.64]
• 10: Zhu, Power Distribution Network Design for VLSI, John Wiley & Sons, 2004

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation; Verification
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids
  B.m MISCELLANEOUS
      Subjects: Design management

General Terms:
Design, Performance