Exploring linear structures of critical path delay faults to reduce test efforts

ABSTRACT

It has been shown that the delay of a target path can be composed linearly of other path delays. If the later paths are robustly testable (with known delay values), the target path can then be validated through simple calculation. Yet, no decomposition process is available to find paths that satisfy the above property. In this paper, given a set of target critical paths, we propose a two-stage method to find a set of robust-testable paths (with smaller number than the original set). The first stage constructs a necessary subset for critical robust paths, and the second stage identifies remaining functional sensitizable segments and their corresponding composing robust paths. The experiments show that a large percentage (several benchmarks close to 100%, 75% on average) of critical paths can be covered for most circuits. All paths and coverage are verified to match the best possible results. The data also indicate that the remaining hard-to-test (functional sensitizable) paths actually result from only a few tens of segments in the circuit (except for one circuit, s35932). DfT technique can then be applied to these uncovered segments for full testability with small overheads.

REFERENCES

• 1: A. Krstic and K.-T. Cheng, Delay Fault Testing for VLSI Circuits. Boston, MA: Kluwer Academic Publishers, 1998.
• 2: J. D. Lesser and J. J. Shedletsky, "An experimental delay test generator for lsi logic," IEEE Transactions on Computers, vol. 29, no. 3, pp. 235--248, Mar. 1980.
• 3: W. K. Lam, A. Saldanha, R. K. Brayton, and A. L. Sangiovanni-Vicentelli, "Delay fault coverage, test set size, and performance trade-offs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 1, pp. 32--44, Jan. 1995.
• 4: Manish Sharma , Janak H. Patel, Bounding Circuit Delay by Testing a Very Small Subset of Paths, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.333, April 30-May 04, 2000
• 5: Angela Krstic , Kwang-Ting Cheng , Srimat T. Chakradhar, Identification and Test Generation for Primitive Faults, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.423-432, October 20-25, 1996
• 6: Ramesh C. Tekumalla , Prem R. Menon, Test generation for primitive path delay faults in combinational circuits, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.636-641, November 09-13, 1997, San Jose, California, United States
• 7: Mukund Sivaraman , Andrzej J. Strojwas, Primitive Path Delay Fault Identification, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.95, January 04-07, 1997
• 8: Mukund Sivaraman , Andrzej J. Strojwas, A unified approach for timing verification and delay fault testing, Kluwer Academic Publishers, Norwell, MA, 1997
• 9: L.-C. Wang, J.-J. Liou, and K.-T. Cheng, "Critical Path Selection for Delay Fault Testing Based Upon a Statistical Timing Model," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 11, pp. 1550--1565, Nov. 2004.
• 10: K. Fuchs, F. Fink, and M. H. Schulz, "Dynamite: An efficient automatic test pattern generation system for path delay faults," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, pp. 1323--1335, Oct. 1991.
• 11: K. T. Cheng and H. C. Chen, "Classification and identification of nonrobust untestable path delay faults," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 845--853, Aug. 1996.
• 12: U. Sparmann , D. Luxenburger , K.-T. Cheng , S. M. Reddy, Fast identification of robust dependent path delay faults, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.119-125, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217517]
• 13: "Octave: Interactive language for numerical computations," http://www.gnu.org/software/octave/.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.1 Design
          Subjects: Data-path design

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
      B.6.3 Design Aids
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design, Verification