From single core to multi-core: preparing for a new exponential

ABSTRACT

In the past, processor design trends were dominated by increasingly complex feature sets, higher clock speeds, growing thermal envelopes and increasing power dissipation. Recently, clock speeds have tapered and thermal and power dissipation envelopes have remained flat. However, the demand for increasing performance continues which has fueled the move to integrated multiple processor (multi-core) designs. This paper discusses this trend towards multi-core processor designs, the design challenges that accompany it and a view of the research required to support it.

REFERENCES

• 1: Gordon E. Moore, Cramming More Components onto Integrated Circuits. Electronics, April 19, 1965.
• 2: Pham, D. et al. The Design and Implementation of a First-Generation CELL Processor. In ISSCC Digest of Technical Papers. (San Francisco, CA, USA, Feb 6-10, 2005) p. 184--5
• 3: Charlie Johnson , Jeff Welser, Future processors: flexible and modular, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084840]
• 4: http://ramp.eecs.berkeley.edu/
• 5: http://www.itrs.net/
• 6: Jason Cong , Ashok Jagannathan , Glenn Reinman , Michail Romesis, Microarchitecture evaluation with physical planning, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775843]
• 7: Ashok Jagannathan , Hannah Honghua Yang , Kris Konigsfeld , Dan Milliron , Mosur Mohan , Michail Romesis , Glenn Reinman , Jason Cong, Microarchitecture evaluation with floorplanning and interconnect pipelining, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120879]
• 8: Jason Cong , Ashok Jagannathan , Yuchun Ma , Glenn Reinman , Jie Wei , Yan Zhang, An automated design flow for 3D microarchitecture evaluation, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118395]
• 9: Tianpei Zhang , Yong Zhan , Sachin S. Sapatnekar, Temperature-aware routing in 3D ICs, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118377]
• 10: http://www.spiritconsortium.com/
• 11: http://www.systemc.org/
• 12: http://www.si2.org/?page=69
• 13: J. A. Darringer , R. A. Bergamaschi , S. Bhattacharya , D. Brand , A. Herkersdorf , J. K. Morrell , I. Nair , P. Sagmeister , Y. Shin, Early analysis tools for system-on-a-chip design, IBM Journal of Research and Development, v.46 n.6, p.691-707, November 2002
• 14: Reinaldo A. Bergamaschi , Youngsoo Shin , Nagu Dhanwada , Subhrajit Bhattacharya , William E. Dougherty , Indira Nair , John Darringer , Sarala Paliwal, SEAS: a system for early analysis of SoCs, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944687]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
      B.1.1 Control Design Styles

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
      B.7.2 Design Aids
  B.m MISCELLANEOUS
      Subjects: Design management

General Terms:
Design, Theory