A gate delay model focusing on current fluctuation over wide-range of process and environmental variability

ABSTRACT

This paper proposes a gate delay model that is suitable for timing analysis considering wide-range process and environmental variability. The proposed model focuses on current variation and its impact on delay is considered by replacing output load. The proposed model is applicable for large variability with current model constructed by DC analysis whose cost is small. The proposed model can also be used both in statistical static timing analysis and in conventional corner-based static timing analysis. Experimental results in a 90nm technology show that the gate delays of inverter, NAND and NOR are accurately estimated under gate length, threshold voltage, supply voltage and temperature fluctuation. We also verify that the proposed model can cope with slow input transition and RC output load. We demonstrate applicability to multiple-stage path delay and flip-flop delay, and show an application of sensitivity calculation for statistical timing analysis.

REFERENCES

• 1: H. Masuda, S. Ohkawa, A. Kurokawa and M. Aoki, "Challenge: Variability Characterization and Modeling for 65- to 90-nm Processes," in Proc. CICC, pp. 593--599, 2005.
• 2: H. Chang and S. Sapatnekar, "Statistical Timing Analysis under Spatial Correlations," IEEE Trans. CAD, Vol. 24, No. 9, pp. 1467--1482, Sep. 2005.
• 3: C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996663]
• 4: Jiayong Le , Xin Li , Lawrence T. Pileggi, STAC: statistical timing analysis with correlation, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996665]
• 5: Sanjay Pant , D. Blaauw, Static timing analysis considering power supply variations, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.365-371, November 06-10, 2005, San Jose, CA
• 6: M. Hashimoto , J. Yamaguchi , H. Onodera, Timing analysis considering spatial power/ground level variation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.814-820, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382687]
• 7: Sachin Sapatnekar, Timing, Springer-Verlag New York, Inc., Secaucus, NJ, 2004
• 8: J. M. Rabaey, A. Chandrakasan and B. Nikolic, "Digital Integrated Circuits," Pearson Education, Inc., Upper Saddle River, New Jersey, 1996.
• 9: T. Sakurai and A. R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE Journal of Solid-State Circuits, Vol. 25, No. 2, pp. 584--594, 1990.
• 10: Synopsys Corp., "Pathmill Reference Manual," 2005.
• 11: P. R. O'Brien and T. L. Savarino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation," in Proc. ICCAD, pp. 512--515, 1989.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

General Terms:
Design, Experimentation, Performance

Keywords:
gate delay model, static timing analysis, statistical timing analysis, variability