A fast block structure preserving model order reduction for inverse inductance circuits

ABSTRACT

Most existing RCL^-1 circuit reductions stamp inverse inductance L^-1 elements by a second-order nodal analysis (NA). The NA formulation uses nodal voltage variables and describes inductance by nodal susceptance. This leads to a singular matrix stamping in general. We introduce a new circuit stamping for RCL^-1 circuits using branch vector potentials. The new circuit stamping results in a first-order circuit matrix that is semi-positive definite and non-singular. We call this as vectorpotential based nodal analysis (VNA). It enables an accurate and passive reduction. In addition, to preserve the structure of state matrices such as sparsity and hierarchy, we represent the flat VNA matrix in a bordered-block diagonal (BBD) form. This enables us to build and simulate the macromodel efficiently. In experiments performed on several test cases, our method achieves up to 15X faster modeling building time, up to 33X faster simulation time, and as much as 67X smaller waveform error compared to SAPOR, the best existing second order RCL^-1 reduction method.

REFERENCES

• 1: A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macro-modeling algorithm," IEEE Trans. on CAD, pp. 645--654, 1998.
• 2: A. E. Ruehli, "Equivalent circuits models for three dimensional multiconductor systems," IEEE Trans. on MTT, pp. 216--220, 1974.
• 3: Anirudh Devgan , Hao Ji , Wayne Dai, How to efficiently capture on-chip inductance effects: introducing a new circuit element K, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 4: H. Yu and L. He, "A provably passive and cost efficient model for inductive interconnects," IEEE Trans. on CAD, pp. 1283--1294, 2005.
• 5: C. W. Ho, A. E. Ruehli, and P. A. Brennan, "The modified nodal approach to network analysis," IEEE Trans. on CAS, pp. 504--509, 1975.
• 6: Hui Zheng , Lawrence T. Pileggi, Robust and passive model order reduction for circuits containing susceptance elements, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.761-766, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774684]
• 7: Bernard N. Sheehan, ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization, Proceedings of the 36th ACM/IEEE conference on Design automation, p.17-21, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309855]
• 8: Yangfeng Su , Jian Wang , Xuan Zeng , Zhaojun Bai , C. Chiang , D. Zhou, SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.74-79, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382546]
• 9: Tsung-Hao Chen , Clement Luk , Charlie Chung-Ping Chen, SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.786, November 09-13, 2003 [doi>10.1109/ICCAD.2003.132]
• 10: R. W. Freund, SPRIM: structure-preserving reduced-order interconnect macromodeling, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.80-87, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382547]
• 11: H. Yu, L. He, and S.-D. Tan, "Block structure preserving model reduction," in IEEE BMAS-workshop, 2005.
• 12: H. Yu, Y. Shi, D. Smart, L. He, and S.-D. Tan, "An efficient first order block structure preserving model order reduction for rcl^-1 circuits," UCLA Engr. 06-262., http://eda.ee.ucla.edu, 2006.
• 13: George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: applications in VLSI domain, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.69-79, March 1999 [doi>10.1109/92.748202]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design

Keywords:
inductance and interconnect modeling, model order reduction