Symbolic simulation—techniques and applications

ABSTRACT

Symbolic simulation involves evaluating circuit behavior using special symbolic values to encode a range of circuit operating conditions. In one simulation run, a symbolic simulator can compute what would require many runs of a traditional simulator. Symbolic simulation has applications in both logic and timing verification, as well as sequential test generation. The concept of symbolic simulation has been discussed for over 10 years, but early attempts had only limited success. The recent introduction of more powerful, algorithmic methods of symbolic manipulation have had a major impact on the classes of circuits and properties that can be evaluated symbolically.

REFERENCES

• 1: H. G. Barrow. Proving the Correctness of Digital Hardware Designs. VLSI Design Vol. V, No. 7 (July 1984), 64-77.
• 2: S. Bose and A. L. Fisher, "Verifying Pipelined Hardware Using Symbolic Logic Simulation," International Conference on Computer Design, October, 1989.
• 3: Randal E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, Aug. 1986 [doi>10.1109/TC.1986.1676819]
• 4: R. E. Bryant , D. Beatty , K. Brace , K. Cho , T. Sheffler, COSMOS: a compiled simulator for MOS circuits, Proceedings of the 24th ACM/IEEE conference on Design automation, p.9-16, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37890]
• 5: J. L. Carter, et al, "Restricted Symbolic Evaluation is Fast and Useful," ICCAD-89, pp. 38-41.
• 6: William C. Carter , William H. Joyner, Jr. , Daniel Brand, Symbolic simulation for correct machine design, Proceedings of the 16th Conference on Design automation, p.280-286, June 25-27, 1979, San Diego, CA, United States
• 7: K. Cho , R. E. Bryant, Test pattern generation for sequential MOS circuits by symbolic fault simulation, Proceedings of the 26th ACM/IEEE conference on Design automation, p.418-423, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74452]
• 8: W. E. Cory, Symbolic simulation for functional verification with ADLIB and SDL, Proceedings of the 18th conference on Design automation, p.82-89, June 29-July 01, 1981, Nashville, Tennessee, United States
• 9: John A. Darringer, The application of program verification techniques to hardware verification, Proceedings of the 16th Conference on Design automation, p.375-381, June 25-27, 1979, San Diego, CA, United States
• 10: G. G. E. Gielen, H. C. C. Walscharts, and W. M. C. Sansen, "ISAAC: A Symbolic Simulator for Analog Circuits," Journal of Solid-State Circuits, Vol. 24, No. 6 (December, 1989), pp. 1587-1597.
• 11: N. Ishiura , M. Takahashi , S. Yajima, Time-symbolic simulation for accurate timing verification of asynchronous behavior of logic circuits, Proceedings of the 26th ACM/IEEE conference on Design automation, p.497-502, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74465]
• 12: Nagisa Ishiura , Yutaka Deguchi , Shuzo Yajima, Coded time-symbolic simulation using shared binary decision diagram, Proceedings of the 27th ACM/IEEE conference on Design automation, p.130-135, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123240]
• 13: J. Paul Roth, Computer Logic, Testing and Verification, W. H. Freeman & Co., New York, NY, 1980
• 14: C.4. Seger, and R. E. Bryant, "Modeling of Circuit Delays in Symbolic Simulation," IFIP Workshop on Applied Formal Methods for VLSI Design, November, 1989.
• 15: E. Ulrich, and T. Baker, "The Concurrent Simulation of Nearly Identical Digital Networks", tEEE Computer (April, 1974), pp. 39--44.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Simulation

  I. Computing Methodologies
  I.1 SYMBOLIC AND ALGEBRAIC MANIPULATION

General Terms:
Design