Architecture synthesis of high-performance application-specific processors

ABSTRACT

The key principles of the Application-Specific Processor Design (ASPD) methodology include: a semi-custom compilation-driven design/implementation approach, the exploitation of fine-grained parallelism for high performance, and the adaptation of datapath topology to the data transfers required by the application. The powerful microcode compilation techniques of Percolation Scheduling and Pipeline Scheduling extract and enhance the parallelism in the application object code to generate an optimized specification of the target processor. Implementation optimization is performed to allocate functional units and register files. Graph-coloring algorithms minimize the amount of hardware needed to exploit available parallelism. Data memory employs an organization with multiple banks. Compilation techniques are used to allocate data over the memory banks to enhance parallel access.

REFERENCES

• 1: Michael C. McFarland , Alice C. Parker , Raul Camposano, Tutorial on high-level synthesis, Proceedings of the 25th ACM/IEEE conference on Design automation, p.330-336, June 12-15, 1988, Atlantic City, New Jersey, United States
• 2: A. Wolfe , M. Breternitz, Jr. , C. Stephens , A. L. Ting , D. B. Kirk , R. P. Bianchini, Jr. , J. P. Shen, The white dwarf: a high-performance application-specific processor, Proceedings of the 15th Annual International Symposium on Computer architecture, p.212-222, May 30-June 02, 1988, Honolulu, Hawaii, United States
• 3: Z.J.Cendes and D.N.Shenton, "Adaptive Mesh Refinement in the Finite Element Computation of Magnetic Fields", IEEE Trans. Mag., 1985.
• 4: Robert P. Colwell , Robert P. Nix , John J. O'Donnell , David B. Papworth , Paul K. Rodman, A VLIW architecture for a trace Scheduling Compiler, IEEE Transactions on Computers, v.37 n.8, p.967-979, August 1988 [doi>10.1109/12.2247]
• 5: Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden
• 6: K. Ebcioğlu , Toshio Nakatani, A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture, Selected papers of the second workshop on Languages and compilers for parallel computing, p.213-229, May 1990, Urbana, Illinois, United States
• 7: Kemal Ebcioglu , Alexandru Nicolau, A global resource-constrained parallelization technique, Proceedings of the 3rd international conference on Supercomputing, p.154-163, June 05-09, 1989, Crete, Greece [doi>10.1145/318789.318807]
• 8: P.G. Paulin and J. P. Knight, "'Force-Directed Scheduling for the Behavioral Synthesis of ASIC's", IEEE Trans. CAD, June 1989.
• 9: Alexandru Nicolau, Run-time disambiguation: coping with statically unpredictable dependencies, IEEE Transactions on Computers, v.38 n.5, p.633-678, May 1989
• 10: M. Breternitz, Jr. , J. P. Shen, Organization of array data for concurrent memory access, Proceedings of the 21st annual workshop on Microprogramming and microarchitecture, p.97-99, November 28-December 02, 1988, San Diego, California, United States
• 11: Y.Neuvo, D.Chengyu and S.K.Mitra., " Interpolated Finite Impulse Response Filters", IEEE Trans. ASSP, June 1984,
• 12: B.S. Haroun and M. I. Elmasry, "Automatic Synthesis of a Multi-Bus Architecture for DSP", ICCAD, Nov 1988.
• 13: M. Breternitz Jr and J. P. Shen, "'Architecture Synthesis of High-Performance Application-Specific Processors", CMUCAD 90- 7, Mar 1990.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Algorithms, Design