| Data path allocation based on bipartite weighted matching |
| Full text |
Pdf
(716 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 27th ACM/IEEE Design Automation Conference
table of contents
Orlando, Florida, United States
Pages: 499 - 504
Year of Publication: 1991
ISBN:0-89791-363-9
|
|
Authors
|
|
Chu-Yi Huang
|
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, Republic of China
|
|
Yen-Shen Chen
|
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, Republic of China
|
|
Youn-Long Lin
|
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, Republic of China
|
|
Yu-Chin Hsu
|
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, Republic of China
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 1, Downloads (12 Months): 41, Citation Count: 31
|
|
|
ABSTRACT
We propose a graph-theoretic approach for the data path allocation problem. We decompose the problem into three subproblems: (1) register allocation, (2) operation assignment, and (3) connection allocation. The first two subproblems are modeled as two bipartite weighted matching problems and solved using the Hungarian Method [Pap82]. The third subproblem is solved using a greedy method. While previous researches suffer controversy over which one of subproblems (1) and (2) should be done first, we show that, by taking the other into consideration while performing one, equally satisfactory results can be obtained. We have implemented two programs, LYRA and ARYL, to solve the subproblems in different orders, namely, “(1), (2), then (3)” and “(2), (1), then (3)”, respectively. The matching paradigm allows us to take a more global approach toward the problem than previous researches do. For register allocation, our approach is the first one to guarantee minimal usage of registers while being able to take the interconnection cost into account. For all the benchmarks from the literature, both LYRA and ARYL produced designs as good as, if not better than, those by others in very short time. This research has demonstrated that the bipartite weighted matching algorithm is indeed a very good solution for the data path allocation problem.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
Dev89
|
S. Devadas and A. R. Newton, "Algorithms for Hardware Allocation in Data Path Synthesis," IEEE Trans. on CAD of ICAS, vol, CAD-8, no. 7, pp. 768- 781, Jul. 1989.
|
| |
Gab82
|
H. Gabow and O. Kariv, SlAM J. Computer, vol. 11, pp. 117-129, Feb. 1982.
|
| |
Gaj88
|
D. D. Gajsik, editor, Silicon Compilation, Addison- Wesley, 1988.
|
| |
Gol80
|
M. Golumbic, Algorithmic Graph Theory and Perfect Graphs, Academic Press, 1980.
|
| |
Hal35
|
P. Hall, "On Representatives of Subsets," lournal of London Math. Sot., pp. 26-30, Oct. 1935.
|
| |
Har88
|
B. S. Haroun and M. I. Elmasry, "Automatic Synthesis of a Multi-Bus Architecture for DSP," ICCAD- 88, pp. 44-47, Nov. 1988.
|
 |
Has71
|
|
| |
IEE87
|
IEEE, "IEEE Standard VHDL Language Reference Manual," IEEE std 1076-1987, 1987.
|
| |
Kun85
|
|
 |
Kur87
|
|
| |
Lee89
|
J-H. Lee, Y-C. Hsu and Y-L. Lin, "A New Integer Linear Programming Formulation for The Scheduling Problem in Data Path Synthesis," ICCAD-89, pp. 20- 23, Nov. 1989.
|
| |
Mar86
|
|
| |
McF88
|
Michael C. McFarland , Alice C. Parker , Raul Camposano, Tutorial on high-level synthesis, Proceedings of the 25th ACM/IEEE conference on Design automation, p.330-336, June 12-15, 1988, Atlantic City, New Jersey, United States
|
| |
Pan88
|
|
| |
Pap82
|
|
| |
Par86
|
|
| |
Par86a
|
|
| |
Pau86
|
|
| |
Pau89
|
P. G. Paulin and J. P. Knight, "Force-Directed Scheduling for the Behavioral Synthesis of ASIC's," IEEE Trans. on CAD of ICAS, vol. CAD-8, no. 6, pp. 661-679, Jun. 1989.
|
| |
Raj86
|
V. K. Raj, "Another Automated Data Path Designer," ICCAD-86, pp. 214-217, Nov. 1986.
|
| |
Rei77
|
|
| |
Tse86
|
C-J. Tseng and D. P. Siewiorek, "Automated Synthesis of Data Path in Digital Systems," IEEE Trans. on CAD of ICAS, vol. CAD-5, no. 3, pp. 379-395, Jul. 1986.
|
CITED BY 31
|
|
Tien-Chien Lee , Niraj K. Jha , Wayne H. Wolf, Behavioral synthesis of highly testable data paths under the non-scan and partial scan environments, Proceedings of the 30th international conference on Design automation, p.292-297, June 14-18, 1993, Dallas, Texas, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001
|
|
|
|
|
|
Barry M. Pangrle , Forrest D. Brewer , Donald A. Lobo , Andrew Seawright, Relevant issues in high-level connectivity synthesis, Proceedings of the 28th conference on ACM/IEEE design automation, p.607-610, June 17-22, 1991, San Francisco, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Cyrille Chavet , Caaliph Andriamisaina , Philippe Coussy , Emmanuel Casseau , Emmanuel Juin , Pascal Urard , Eric Martin, A design flow dedicated to multi-mode architectures for DSP applications, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|