| An object-oriented VHDL design environment |
| Full text |
Pdf
(680 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 27th ACM/IEEE Design Automation Conference
table of contents
Orlando, Florida, United States
Pages: 431 - 436
Year of Publication: 1991
ISBN:0-89791-363-9
|
|
Authors
|
|
Moon Jung Chung
|
Department of Computer Science, Michigan State University, E. Lansing, Michigan
|
|
Sangchul Kim
|
Department of Computer Science, Michigan State University, E. Lansing, Michigan
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 10, Downloads (12 Months): 29, Citation Count: 3
|
|
|
ABSTRACT
This paper presents a System-level Design Environment(SDE) for VHDL. The object-oriented approach is used for modeling the VHDL entities, design constraints and even design patterns. We suggest the data model and its internal schema, which is suitable for the VHDL semantics. SDE allows a designer to reconfigure the designed schematic by binding its generic components to technology-specific ones. It is effectively used for version control. SDE verifies the design by dynamically checking the constraints. The standard VHDL is extended in order to represent the constraints properly.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Afsatmanesh, H., D. McLeod, D. Knapp, and A. Paker, "An Extensible Object-Oriented Approach to Database for VLSI/CAD" Proc. VLDB, Stockholm, 1985.
|
 |
2
|
|
| |
3
|
Chung, MJ., Rogers, E., Won, Y., "VHDL in an Object Oriented VLSI environment," Proc. CompCon87 pp324-327. 1987.
|
| |
4
|
Katz, R.H. Bhateja, g., Chang, E.E., Gcdye, D., Trijanto, V., "Design Version Management", IEEE Design and Test, pp12- 22, 1987.
|
| |
5
|
Kowalski, TJ., The VLSI Design Automation Assistant: A Knowledge-Based System, Ph.D. Thesis, Dept. of EECS, CMU, 1984.
|
| |
6
|
|
| |
7
|
Eric Slutz , Glen Okita , Jeanne Wiseman, Block description language (BDL): A structural description language, Proceedings of the 21st conference on Design automation, p.81-85, June 25-27, 1984, Albuquerque, New Mexico, United States
|
| |
8
|
Suzufi, Norihisa and But'staR, Rod, "Sakum: a VLSI Modeling Language," Conference on Advance Research in VLSI, MIT., 1982, pp 201-209.
|
| |
9
|
|
 |
10
|
|
| |
11
|
Marschner, E., "VHDL Design Environment," VLSI Systems Design, Sep., 1988, p~-49.
|
| |
12
|
|
| |
13
|
VHDL Language Reference Manual, IEEE 1076 version, 1987.
|
 |
14
|
|
| |
15
|
|
| |
16
|
Robert Menes da Consta, "Integrating VHDL," High Performance Systems, Feb., 1989, p 75-81.
|
 |
17
|
|
| |
18
|
Ramón D. Acosta , Mark Alexandre , Gary Imken , Bill Read, The role of VHDL in the MCC CAD system, Proceedings of the 25th ACM/IEEE conference on Design automation, p.34-39, June 12-15, 1988, Atlantic City, New Jersey, United States
|
| |
19
|
M.J. Chung and S. Kim, "An Object-Oriented VHDL Environment," Technical Repon, Department of Computer Sdence, Michigan State University.
|
| |
20
|
|
| |
21
|
|
| |
22
|
|
|