PARASPICE: a parallel circuit simulator for shared-memory multiprocessors

ABSTRACT

This paper presents a general approach to parallelizing direct method circuit simulation. The approach extracts parallel tasks at the algorithmic level for each compute-intensive module and therefore is suitable for a wide range of shared-memory multiprocessors. The implementation of the approach in SPICE2 resulted in a portable parallel direct circuit simulator, PARASPICE. The superior performance of PARASPICE is demonstrated on an 8-CE Alliant FX/80 using a number of benchmark circuits.

REFERENCES

• DGLP82: Iain Duff , Roger Grimes , John Lewis , Bill Poole, Sparse matrix test problems, ACM SIGNUM Newsletter, v.17 n.2, p.22-22, June 1982 [doi>10.1145/1057588.1057590]
• HuWi79: J.W. Huang and O. Wing, "Optimal Parallel Triangulation of a Sparse Matrix," IEEE Trana. Circuit8 and Sgstem~ (1979), Vol. 26, No. 9, pp. 726-732.
• JaNP86: G.K. Jacob, A.R. Newton and D.O. Pederson, "Direct-Method Circuit Simulation using Multiprocessors," Proc. IEEE International Sympoeium on Circuite and Syeteme (May 1986), Vol. 1, pp. 170-173.
• Nage75: L.W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Univ. of California, Berkeley, Memo No. ERL-M520, May 1975.
• NeSa83: A.R. Newton and A.L. Sangiovanni- Vincentelli, "Relaxation-based Circuit Simulation," IEEE Trane. on ED (September 1983), Vol. ED-30, No. 9, pp. 1184-1207.
• SaVi87: P. Sadayappan and V. Visvavtathan, "Circuit Simulation on a Multiprocessor," Proe. Custom Integrated Circuits Conf. (May 1987), pp. 124-128.
• Yang89: G.C. Yang, "DSPACK: A Direct Sparse Matrix Software Package for Shared-Memory Parallel Machines," 1989 SIAM Conference on Sparse Matrices.
• Yang90: G.C. Y~ng, "PARASPICE: A Parallel Direct Circuit Simulator for Shared-Memory Multiprocessors," Dept. of Computer Science, Univ. of Illinois, Urbana, IL, Ph.D Thesis 1990.
• YaTa85: F. Yamamoto and S. Takahashi, '~Vectorized LU Decomposition Algorithms for Large-Scale Circuit Simulation," IEEE Trans. on Compu~,er-Aided Design (July 1985), Vol. CAD-4, No. 3, pp. 232-239.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Parallel circuits

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Simulation

General Terms:
Algorithms, Design, Experimentation, Performance