Delay and area optimization in standard-cell design

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Delay and area optimization in standard-cell design

Full text

Pdf (498 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 27th ACM/IEEE Design Automation Conference table of contents

Orlando, Florida, United States

Pages: 349 - 352

Year of Publication: 1991

ISBN:0-89791-363-9

Authors

Shen Lin	Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA
M. Marek-Sadowska	Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA
Ernest S. Kuh	Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 14, Downloads (12 Months): 42, Citation Count: 14

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/123186.123301 What is a DOI?

ABSTRACT

This paper presents a heuristic approach to the optimal selection of standard cells in VLSI circuit design. We are considering a cell library composed of several templates (3-5) for each type of cell. These templates differ in area, driving capabilities, intrinsic delay, and capacitive loading. When realizing a logically synthesized circuit, we select the best templates from the cell library to minimize the total area of the cells under delay constraints. We have found a very successful heuristic approach to attack this discrete optimization problem. Experimental results show that this approach runs very fast, with the complexity of &Ogr;(n2), and improves the results obtained from the technology mapping of misII. [15]

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Lance A. Glasser , Lennox P.J. Hoyte, Delay and power optimization in VLSI circuits, Proceedings of the 21st conference on Design automation, p.529-535, June 25-27, 1984, Albuquerque, New Mexico, United States
	2	J. Shyu, A. Sangiovanni-Vincentelli, J. Fishburn, and A. Dunlop, " Optimization-Based Transistor Sizing," IEEE Journal of Solid-State Circuit, SG-~$, No. 2, pp. 400-409, Apr. 1988.
	3	David P. Marple and Abbas E. Gamai, "Optimal Selection of Transistor Sizes in Digital VLSI Circuits," P'roc. of the 1987 Conf. Advanced Research in VLSI, pp. 151-172, 1987.
	4	D. Marple, Transistor size optimization in the tailor layout system, Proceedings of the 26th ACM/IEEE conference on Design automation, p.43-48, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74391]
	5	William H. Kao , Nader Fathi , Chia-Hao Lee, Algorithms for automatic transistor sizing in CMOS digital circuits, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.781-784, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317991]
	6	M. A. Cirit, Transistor sizing in CMOS circuits, Proceedings of the 24th ACM/IEEE conference on Design automation, p.121-124, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37906]
	7	K. S. Hedlund, Aesop: a tool for automated transistor sizing, Proceedings of the 24th ACM/IEEE conference on Design automation, p.114-120, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37905]
	8	Mark Matson, and Lance Gla~ser, "Macromodeling and Optimization of Digital MOS VLSI Circuits," IEEE Trans. on CAD (~):~59.67s, 19s6.
	9	S. Trimberger, "Automated Performance Optimization of Custom Integrated Circuits~" Proc. Intl. Syrup. on Circuits and Systems, pp. 194-197, 1983.
	10	J.P. Fishburn and A. E. Dunlop, "TILOS: A Posynomial Programming Approach to Transistor Sizing," Proc. IEEE IC. CAD, pp. 326-328, 1985.
	11	Zhi-jian Dai and Kunihiro Asada, "MOSIZ: A Two-Step Transistor Sizing Algorithm based on Optimal Timing Assignment Method for Multi-staKe Complex Gates," P~oc. IEEE Custom integrated Circuits Conf. pp. 17.3.1-17.3.4, 1989.
	12	Fred W. Obermeier , Randy H. Katz, An electrical optimizer that considers physical layout, Proceedings of the 25th ACM/IEEE conference on Design automation, p.453-459, June 12-15, 1988, Atlantic City, New Jersey, United States
	13	M. Marek-Sadowskaand Shen Lin, "Timing Driven Placement," Proc. IEEE ICCAD, 1989.
	14	Donald E. Knuth, The Art of Computer Programming Volumes 1-3 Boxed Set, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1998
	15	E. Detjens~ G. Gannot, 1~. l=tudell, A. Sangiovanni-Vincentelli, and A. Wang, "Technology Mapping in MIS," Proc. IEEE IC. CAD, pp. 116-119, 1987.

CITED BY 14

	Koichi Sato , Masamichi Kawarabayashi , Hideyuki Emura , Naotaka Maeda, Post-layout optimization for deep submicron design, Proceedings of the 33rd annual conference on Design automation, p.740-745, June 03-07, 1996, Las Vegas, Nevada, United States
	Weitong Chuang , Sachin S. Sapatnekar , Ibrahim N. Hajj, A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.220-223, November 07-11, 1993, Santa Clara, California, United States
	T. Mitsuhashi , M. Murakata , K. Yoshida , T. Aoki, Physical design CAD in deep sub-micron era, Proceedings of the conference on European design automation, p.350-355, September 1996, Geneva, Switzerland
	Lalgudi N. Kannan , Peter R. Suaris , Hong-Gee Fang, A methodology and algorithms for post-placement delay optimization, Proceedings of the 31st annual conference on Design automation, p.327-332, June 06-10, 1994, San Diego, California, United States
	Kerry S. Lowe , P. Glenn Gulak, A unified discrete gate sizing/cell library optimization method for design and analysis of delay minimized CMOS and BiCMOS circuits, Proceedings of the conference on European design automation, p.42-47, September 19-23, 1994, Grenoble, France
	S. Kim , P. Banerjee , V. Chickermane , J. H. Patel, APT: an area-performance-testability driven placement algorithm, Proceedings of the 29th ACM/IEEE conference on Design automation, p.141-146, June 08-12, 1992, Anaheim, California, United States
	Majid Sarrafzadeh , Maogang Wang, NRG: global and detailed placement, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.532-537, November 09-13, 1997, San Jose, California, United States
	Joe G. Xi , Wayne W.-M. Dai, Useful-skew clock routing with gate sizing for low power design, Proceedings of the 33rd annual conference on Design automation, p.383-388, June 03-07, 1996, Las Vegas, Nevada, United States
	Timothy M. Burks , Karem A. Sakallah, Optimization of critical paths in circuits with level-sensitive latches, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.468-473, November 06-10, 1994, San Jose, California, United States
	Kerry S. Lowe , P. Glenn Gulak, Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.216-219, November 07-11, 1993, Santa Clara, California, United States
	Weitong Chuang , Ibrahim N. Hajj, Delay and area optimization for compact placement by gate resizing and relocation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.145-148, November 06-10, 1994, San Jose, California, United States
	Shen Lin , Malgorzata Marek-Sadowska, A fast and efficient algorithm for determining fanout trees in large networks, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
	Joe Gufeng Xi , Wayne Wei-Ming Dai, Useful-Skew Clock Routing with Gate Sizing for Low Power Design, Journal of VLSI Signal Processing Systems, v.16 n.2-3, p.163-179, June/July 1997
	Joe Gufeng Xi , Wayne Wei-Ming Dai, Useful-Skew Clock Routing with Gate Sizing for Low Power Design, Journal of VLSI Signal Processing Systems, v.16 n.2-3, p.163-179, June/July 1997