ACM Home Page
Please provide us with feedback. Feedback
Benchmarks for cell synthesis
Full text PdfPdf (583 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 27th ACM/IEEE Design Automation Conference table of contents
Orlando, Florida, United States
Pages: 317 - 320  
Year of Publication: 1991
ISBN:0-89791-363-9
Authors
Dwight D. Hill  AT&T Bell Labs, Murray Hill, New Jersy
Bryan Preas  University of Paderborn, 4792 Paderborn, FRG
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 5,   Downloads (12 Months): 8,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/123186.123287
What is a DOI?

ABSTRACT

Cell synthesis is the process of transforming detailed, transistor level specifications and technology information into layout. While cell synthesis has been investigated for several years, only recently has it become practical and pervasive. To accelerate this process and to encourage further refinement, a set of benchmarks was developed for cell synthesis tools. The benchmarks try to balance the objective of universal participation against that of comprehensive testing. They cover the areas of arithmetic, FSM, RAM, and analog design and include detailed descriptions of technology rules. This paper discusses the benchmarks, and how they were received at the 1989 Physical Design Workshop, and how they may be used as a guide to future work in this field.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
Dom89
Domic, A., et. al, "CLEO," Proceedings of IC- CAD, 1989. 1989.
 
Gaj88
D. D. G~jski and Y-L. Steve Lin, "Module: Generation and silicon Compilation," in Physical Design Automation o.f VLS1 Systems, edited by B. Press and M. Lorenzetti, Benjamin/Cummings, Menlo Park, CA, 1988.
 
Fis85
3. P. Fishburrt and A. Dunlop, "T:{LOS: A Posynomial Programming Approach to Transistor Sizing", Proceedings of IEEE ICCA D, 1985.
 
Fle79
P. E. Fleischer and K. R. Laker, "A Family of Active Switched Capacitor Biquad Buildi.ng Blocks," Bell System Technical Journal, Vol. 58, No. 10, December 1979, pp. 2235-2269, drawing on page 2258.
Har87
 
Hil87
D. Hill, "SLICC: A Switch-Level Synthesis System," International Conference on Computer Design, 1987.
 
Kor87
C. Kornfield, "Fast Methods for Orthogonally Reorienting Bitmap Images," SID Technical Digest, 1987.
 
Lu90
Lu, Shih-Lien, MOSIS design rule,;, for Magic System, available from sllu@vlsi-cad.isi.edu
 
Nag75
H. T. Nagle, Carroll, and Irwin, An Introduction to Computer Logic, Prentice Hail, 1975.
 
NageL75
Nagel, L. W., SPICE2- A Computer Program to Simulate Semiconductor Circuits, UniLversity of California, Berkeley, ERL Memorandum Number ERL-M520, May, 1975
 
TI73
The TTL Data Dook for Design Engineers, Texas Instruments incorporated, Dallas, TX, 1973.
 
VLSI88
"Cell Synthesis in Action," the results of the Cell Synthesis Rally, Ernest Meyer, editor, VLSI Systems Design May, 1988.
 
Wes85


Collaborative Colleagues:
Dwight D. Hill: colleagues
Bryan Preas: colleagues