Timing verification using HDTV

ABSTRACT

In this paper, we provide an overview of a system designed for verifying the consistency of timing specifications for digital circuits. The utility of the system comes from the need to verify that existing digital components will interact correctly when placed together in a system. The system can also be used in the case of verifying specifications of unimplemented components.

REFERENCES

• 1: Thomas M. McWilliams, Verification of timing constraints on large digital systems, Proceedings of the 17th conference on Design automation, p.139-147, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804523]
• 2: Robert B. Hitchcock, Sr., Timing Verification and the Timing Analysis program, Proceedings of the 19th conference on Design automation, p.594-604, January 1982
• 3: Alice C. Parker & John J. Wallace, "SLIDE: An I/O Hardware Descriptive Language," IEEE Trans. on ComputersC-30 (June, 1981), 423-439.
• 4: Alice C. Parker & Nohbyung Park, "Interface and I/O Protocol Descriptions," in Hardware Description Languages, Advances in CAD for VLSI#7, Elsevier, Amsterdam-New York, 111-136.
• 5: john J. Wallace, "On Automatic Verification of SLIDE Descriptions," Design Research Center, Carnegie-Mellon University, DRC-01-2-80, Pittsburgh, PA, Aug., 1979.
• 6: James F. Allen, Maintaining knowledge about temporal intervals, Communications of the ACM, v.26 n.11, p.832-843, Nov. 1983 [doi>10.1145/182.358434]
• 7: Gregor V. Bochmann, "Hardware Specification with Temporal Logic: An Example," IEEE Trans. on ComputersC-31(Mar., 1982), 223-231.
• 8: Ben Moszkowski, "A Temporal Logic for Multilevel Reasoning about Hardware," IEEE Computer (Feb., 1985).
• 9: Philip A. Wilsey, Computer Architecture Specification with Interval Temporal Logic, University of Cincinnati, Dept. of Elec. and Comp. Engineering, May 10, 1989.
• 10: M. Browne, E. Clarke, D. Dill & B. Mishra, "Automatic Verification of Sequential Circuits Using Temporal Logic," Dept. of Computer Science, Carnegie-Mellon University, CMU-CS-85- 100, Pittsburgh, PA, Dec., 1984.
• 11: E. M. Clarke, D. E. Long & K. L. McMillan, "A Language for Compositional Specification and Verification of Finite State Hardware Controllers," Carnegie-Mellon University, Computer Science Dept., CMU-CS-89-110, Jan., 1989.
• 12: David L. Dill, Trace theory for automatic hierarchical verification of speed-independent circuits, MIT Press, Cambridge, MA, 1989
• 13: Atsushi Kara , Ravi Rastogi , Kazuhiko Kawamura, An Expert System to Automate Timing Design, IEEE Design & Test, v.5 n.5, p.28-40, September 1988 [doi>10.1109/54.7980]
• 14: J. A. Nestor & D. E. Thomas, "Behavioral Synthesis with Interfaces," Proc. 1986 Inter. Conf. for Computer-Aided Design(Nov., 1986).
• 15: S. Hayati , A. Parker, Automatic production of controller specifications from control and timing behavioral descriptions, Proceedings of the 26th ACM/IEEE conference on Design automation, p.75-80, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74396]
• 16: Gaetano Borriello & Randy It. Katz, "Synthesis and Optimization of Interface Transducer Logic," Proc. 1987 Inter. Conf. for Computer-Aided Design (Nov., 1987).
• 17: Gaetano Borriello, A New Interface Specification Methodology and, University of California at Berkeley, Berkeley, CA, 1988
• 18: Gaetano Borriello, "Combining Event and Data- Flow Graphs in Behavioral Syhtnesis," Proc. 1988 Inter. Conf. for Computer-Aided Design(Nov., 1988).
• 19: Tod Amon, Gaetano Borriello, Wayne Wilder Carlo S~quin, "A Unified Behavioral / Structural Representation for Simulation and Synthesis," Northwest Lab. for integrated Systems, University of Washington, LIS Tit 89-30-03, Nov. 1, 1989.
• 20: Teresa H.-Y. Meng, Robert W. Brodersen & David G. Messerschmitt, "Automatic Synthesis of Asynchronous Circuits from High-Level Specifications," IEEE Trans. on Comp.-Aided Design8 (Nov., 1989), 1185-1205.
• 21: Steven K. Sherman, Algorithms for timing requirement analysis and generation, Proceedings of the 25th ACM/IEEE conference on Design automation, p.724-727, June 12-15, 1988, Atlantic City, New Jersey, United States
• 22: Tomohiro Yoneda, Kazutoshi N akade & Yoshihiro Tohma, "A Fast Timing Verification Method Based on the Independence of Units," Proc. Fault Tolerant Computing Systems (1989).
• 23: David E. Wallace, Abstract Timing Verification for Synchronous Digital System, University of California at Berkeley, Berkeley, CA, 1988
• 24: David E. Wallace , Carlo H. Séquin, ATV: an abstract timing verifier, Proceedings of the 25th ACM/IEEE conference on Design automation, p.154-159, June 12-15, 1988, Atlantic City, New Jersey, United States
• 25: David E. Wallace , Carlo H. Séquin, Plug-in timing models for an abstract timing verifier, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.683-689, July 1986, Las Vegas, Nevada, United States
• 26: A. LaPaugh & D. Doukas, "Timing Verification," in Princeton Project on Digital Design, Andrea S. LaPaugh & Richard j. Lipton, eds., Computer Science Dept., Princeton University, Oct. 31, 1989, 2-3.
• 27: Texas Instruments, The Bipolar Microcomputer Components Data Book for Design Engineers, 1981.
• 28: Charles L. Seitz, "System Timing," in introduction to VLSI Systems, Carver Mead & Lynn Conway, eds., Addison Wesley, Reading, MA, 1980, 245.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.1 Design
          Subjects: Control design

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Verification

General Terms:
Design, Verification