| Optimum and heuristic data path scheduling under resource constraints |
| Full text |
Pdf
(677 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 27th ACM/IEEE Design Automation Conference
table of contents
Orlando, Florida, United States
Pages: 65 - 70
Year of Publication: 1991
ISBN:0-89791-363-9
|
|
Authors
|
|
Cheng-Tsung Hwang
|
Department of Computer Science, Tsing Hua University, Hsinchu, Taiwan 30043, R.O.C.
|
|
Yu-Chin Hsu
|
Department of Computer Science, Tsing Hua University, Hsinchu, Taiwan 30043, R.O.C.
|
|
Youn-Long Lin
|
Department of Computer Science, Tsing Hua University, Hsinchu, Taiwan 30043, R.O.C.
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 10, Downloads (12 Months): 24, Citation Count: 10
|
|
|
ABSTRACT
This paper presents an integer linear programming model for the scheduling problem in high level synthesis under resource constraints. Extensive consideration is given to the following applications:
- Multi-cycle operations with
- non-pipelined function units,
- pipelined function units;
- Mutually exclusive operations;
- Functional pipelining;
- Loop folding;
- Scheduling under bus constraint.
Using this model, we are able to solve all the benchmarks in the literature optimally in a few seconds. Besides the model, a new technique, called Zone Scheduling (ZS), is proposed to solve large size problems. ZS partitions the distribution graph into several zones and solves sequentially the problems contained. A novel feature of this technique is that it schedules more than one control step at a time, allowing us to take a more global view of a scheduling problem.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
D.D. Gajski, N.D. Duu: and BaM. Pangde, "Silicon Compilation (Tutorial)", Proceedings of the: IEEE 1986 Custom Integrated Circuits Conference, R.och~ster NY, pp. 102-110, May 1986.
|
 |
2
|
|
| |
3
|
B.M. Pangrle and D.D. Gajski, "State Synthesis and Connectivity Binding for Microarchitvcture Compilafior~' Proc. of lCCAD-86, pp. 210-213, November 1986.
|
| |
4
|
E.F. Girczyc, "Automatic Generation of Microsequenced Data Path to Realize ADA Circuit Description", Ph.D. Thesis Carleton Univ., 1984.
|
| |
5
|
H. Park and A.C. Parker, "Sehwa: A Software Package for Synthesis of Pipelines t~om Behavioral Spe~fications", IEEE T-CAD, pp. 356-370, March 1988.
|
| |
6
|
Charles Y. Hitchcock, III , Donald E. Thomas, A method of automatic data path synthesis, Proceedings of the 20th conference on Design automation, p.484-489, June 27-29, 1983, Miami Beach, Florida, United States
|
 |
7
|
|
| |
8
|
Louis Hafer , Alice C. Parker, A formal method for the specification, analysis, and design of register-transfer level digital logic, Proceedings of the 18th conference on Design automation, p.846-853, June 29-July 01, 1981, Nashville, Tennessee, United States
|
| |
9
|
H. DeMan, I. Rabaey, P. Six and L. Claese~ "Cathedral-II: A Silicon Compiler for Digital Signal Processing", IEEE Design and Test, pp. 13-25, December 1986.
|
| |
10
|
B.S. Haroun, and M.I. Elmasry, "Arctdtvctural Synthesis for DSP Silicon Compiler", IEEE T-CAD, pp. 431-447, April 1989.
|
| |
11
|
Jiahn-Hung Lee. Yu-Chin Hsu and Youn-Long Lin. "A New Integer Linear Programming Formulation for the Scheduling Problem in Data Path Synthesis", Prec. of 1CCAD-89, November 1989.
|
 |
12
|
G. Goossens , J. Vandewlle , H. De Man, Loop optimization in register-transfer scheduling for DSP-systems, Proceedings of the 26th ACM/IEEE conference on Design automation, p.826-831, June 25-28, 1989, Las Vegas, Nevada, United States
[doi> 10.1145/74382.74384]
|
| |
13
|
E.M. Girczyc, "Loop Winging - a Data Flow Approach to Functional Pipelining", Proceedings of the IEEE ISCAS, pp 382-385, May 1987.
|
| |
14
|
F. Rose, C. Leiserson, and J. Saxe, "Optimizing Synthesis Circuitry by Retiming", Proc. CalTech Conf. on VLSI, pp. 41-67, Computer Sci. Press, 1983.
|
| |
15
|
"LINDO: Linear INteractive and DiscTete Optimizer for Linear, integer, and Quadratic programming problems." LINDO Systems, Inc.
|
| |
16
|
|
| |
17
|
Ki Soo Hwang, Albert E. Casavant, ChingoTand Chang and Manuel A,d'Abreu, "Scheduling and Hardware Sharing in Pipelincd Data Paths", IEEE Proc. Int. Conf. CAD pp. 24-27, November 1989.
|
CITED BY 10
|
|
|
|
|
|
|
|
M. Rim , R. Jain , R. De Leone, Optimal allocation and binding in high-level synthesis, Proceedings of the 29th ACM/IEEE conference on Design automation, p.120-123, June 08-12, 1992, Anaheim, California, United States
|
|
|
Cheng-Tsung Hwang , Yu-Chin Hsu , Youn-Long Lin, Scheduling for functional pipelining and loop winding, Proceedings of the 28th conference on ACM/IEEE design automation, p.764-769, June 17-22, 1991, San Francisco, California, United States
|
|
|
Hans Eveking , Stefan Höreth , Johann Wolfgang Goethe, Optimization and resynthesis of complex data-paths, Proceedings of the 30th international conference on Design automation, p.637-641, June 14-18, 1993, Dallas, Texas, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|