ACM Home Page
Please provide us with feedback. Feedback
Stochastic evolution: a fast effective heuristic for some generic layout problems
Full text PdfPdf (748 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 27th ACM/IEEE Design Automation Conference table of contents
Orlando, Florida, United States
Pages: 26 - 31  
Year of Publication: 1991
ISBN:0-89791-363-9
Authors
Youssef G. Saab  Coordinated Science Laboratory and Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1101 W. Springfield Avenue, Urbana, Illinois
Vasant B. Rao  Coordinated Science Laboratory and Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1101 W. Springfield Avenue, Urbana, Illinois
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 8,   Downloads (12 Months): 26,   Citation Count: 5
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/123186.123194
What is a DOI?

ABSTRACT

There are two canonical optimization problems, namely, NETWORK BISECTIONING (NB) and TRAVELING SALESMAN (TS), that emerge from the physical design and layout of integrated circuits. In this paper, we use an analogy between iterative techniques for combinatorial optimization and the evolution of biological species to obtain the Stochastic Evolution (SE) heuristic for solving a wide range of combinatorial optimization problems. We show that SE can be specifically tailored to solve both NB and TS. Experimental results for the NB and TS problems show that the SE algorithm produces better quality solutions and is faster than the Simulated Annealing algorithm in all instances considered.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
M. Breuer, "Min-Cut Placement," J. Design Automation and Fault-Tolerant Computing, vol. 1, no. 4, pp. 343-362, Oct. 1977.
 
2
A. Dunlop and B. Kemigban, "A Procedure for Placement of Standard-Cell VLSI Circuits," IEEE Trans. Computer-Aided Design, vol. CAD-4, no. 1, pp. 92-98, Jan. 1985.
 
3
 
4
 
5
B. Kemighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs," Bell System Technical Journal, vol. 49, pp. 291- 307, Feb. 1970,
 
6
 
7
S. Lin and B. Kernighan, "An effective heuristic algorithm for the traveling salesman problem," Operation Research, vol. 21, pp. 498- 516, 1973.
 
8
 
9
j. Lam and J. Delosme, "Simulated Annealing : A Fast Heuristic for Some Generic Layout Problems," Proc. ICCAD Conference, pp. 510- 513, 1988.
 
10
 
11
R. Kling and P. Banerjee, "ESP: Placement by simulated evolution," IEEE Trans. Computer- Aided Design, vol. 8, no. 3, pp. 245-256, Mar. 1989.
 
12
B. Dunham, D. Fridshal, R. Fridshal, and J. North, "Design by Natural Selection," Synthese, D. Reidel Publication Company, Dordrecht-Holland, pp. 254-259, 1963.
 
13
J. Cohoon and W. Paris, "Genetic Placement," Proc. IEEE International Conference On Computer-Aided Design, pp. 422-425, 1986.
 
14
Y. Saab and V. Rao, "Optimization by Stochastic Evolution," (submitted to) 1EEE Trans. Computer-Aided Design.
15
 
16


Collaborative Colleagues:
Youssef G. Saab: colleagues
Vasant B. Rao: colleagues