Using fine grain multithreading for energy efficient computing

ABSTRACT

We investigate extremely fine-grain multithreading as a means for improving energy efficiency of single-task program execution.Our work is based on low-overhead threads executing an explicitly parallel program in a register-sharing context. The thread-based parallelism takes the place of instruction-level parallelism, allowing us to use simple and more energy-efficient in-order pipelines while retaining performance that is characteristic of classical out-of-order processors. Our evaluation shows that in energy terms, the parallelized code running over in-order pipelines can outperform both plain in-order and out-of-order processors.

REFERENCES

• 1: S. V. Adve , J. K. Aggarwal, A Unified Formalization of Four Shared-Memory Models, IEEE Transactions on Parallel and Distributed Systems, v.4 n.6, p.613-624, June 1993 [doi>10.1109/71.242161]
• 2: Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
• 3: Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Reducing the complexity of the register file in dynamic superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
• 4: Ronald D. Barnes , Shane Ryoo , Wen-mei W. Hwu, "Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, November 12-16, 2005, Barcelona, Spain [doi>10.1109/MICRO.2005.1]
• 5: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 6: D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The SimpleScalar tool set. Technical Report CS-TR-1996-1308, University of Wisconsin-Madison, 1996.
• 7: Alper Buyuktosunoglu , Stanley Schuster , David Brooks , Pradip Bose , Peter W. Cook , David H. Albonesi, An Adaptive Issue Queue for Reduced Power at High Performance, Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers, p.25-39, November 12, 2000
• 8: Chris Jesshope , Bing Luo, Micro-Threading: A New Approach to Future RISC, Proceedings of the 5th Australasian Computer Architecture Conference, p.34, January 31-February 03, 2000
• 9: Ramon Canal , Antonio González, Reducing the complexity of the issue logic, Proceedings of the 15th international conference on Supercomputing, p.312-320, June 2001, Sorrento, Italy [doi>10.1145/377792.377854]
• 10: José-Lorenzo Cruz , Antonio González , Mateo Valero , Nigel P. Topham, Multiple-banked register file architectures, Proceedings of the 27th annual international symposium on Computer architecture, p.316-325, June 2000, Vancouver, British Columbia, Canada
• 11: Leonardo Dagum , Ramesh Menon, OpenMP: An Industry-Standard API for Shared-Memory Programming, IEEE Computational Science & Engineering, v.5 n.1, p.46-55, January 1998 [doi>10.1109/99.660313]
• 12: Daniele Folegnani , Antonio González, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, Göteborg, Sweden
• 13: Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, United States
• 14: R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277--1284, 31, 1996.
• 15: John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000 [doi>10.1109/2.869367]
• 16: S. Hily , A. Seznec, Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.64, January 09-12, 1999
• 17: C. Jesshope. Scalable instruction-level parallelism. In 3rd and 4th International Workshops on Computer Systems: Architectures, Modelling and Simulation, 2004.
• 18: Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 19: Jaejin Lee , David A. Padua, Compilation techniques for explicitly parallel programs, 1999
• 20: Jian Li , José F. Martínez, Power-performance considerations of parallel computing on chip multiprocessors, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.4, p.397-422, December 2005 [doi>10.1145/1113841.1113844]
• 21: Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron , Pradip Bose, Understanding the energy efficiency of simultaneous multithreading, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013251]
• 22: C.-c. Lim, X. Feng, and J. Zhang. ORC: Open research compiler: a compiler infrastructure for research. In Proceedings 17th International Workshop on Languages and Compilers for Parallel Computing, 2004.
• 23: Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain
• 24: Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, The energy efficiency of CMP vs. SMT for multimedia workloads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France [doi>10.1145/1006209.1006238]
• 25: George Z. N. Cai, Power-Sensitive Multithreaded Architecture, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.199, September 17-20, 2000
• 26: G. Shklover, A. Gontmakher, A. Schuster, and A. Mendelson. Code generation for fine-granularity register sharing threads. In INTERACT-10, in conjunction with HPCA-12, 2006.
• 27: Dirk Grunwald , Harini Srinivasan, Data flow equations for explicitly parallel programs, Proceedings of the fourth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.159-168, May 19-22, 1993, San Diego, California, United States
• 28: Harini Srinivasan , James Hook , Michael Wolfe, Static single assignment for explicitly parallel programs, Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.260-272, March 1993, Charleston, South Carolina, United States [doi>10.1145/158511.158644]
• 29: Jessica H. Tseng , Krste Asanović, Banked multiported register files for high-frequency superscalar microprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 30: Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy
• 31: Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, United States
• 32: Dean M. Tullsen , Jack L. Lo , Susan J. Eggers , Henry M. Levy, Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.54, January 09-12, 1999
• 33: Alpha 21164 Processor Datasheet. Compaq Corporation, 1998.
• 34: Alpha 21264 Processor Datasheet. Compaq Corporation, 1999.
• 35: MIPS R10000 Microprocessor User's Manual. MIPS Technologies, inc., 1996.
• 36: MIPS R5000 Processor. MIPS Technologies, inc., 1996.
• 37: The GNU GCC compiler. http://gcc.gnu.org.
• 38: ULTRASparc Architecture 2005. Sun Microsystems, Inc., 2006.
• 39: Crusoe Processor Model TM5800 Product Brief. Transmeta Corporation, 2003.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures
          Subjects: Distributed architectures

General Terms:
Performance

Keywords:
energy efficiency, fine grain parallelization, register sharing