ACM Home Page
Please provide us with feedback. Feedback
Address generation for nanowire decoders
Full text PdfPdf (222 KB)
Source Great Lakes Symposium on VLSI archive
Proceedings of the 17th ACM Great Lakes symposium on VLSI table of contents
Stresa-Lago Maggiore, Italy
POSTER SESSION: Poster session 2 table of contents
Pages: 525 - 528  
Year of Publication: 2007
ISBN:978-1-59593-605-9
Authors
Jia Wang  Northwestern University, Evanston, IL
Ming-Yang Kao  Northwestern University, Evanston, IL
Hai Zhou  Northwestern University, Evanston, IL
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 13,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1228784.1228909
What is a DOI?

ABSTRACT

Nanoscale crossbars built from nanowires can form high density memories and programmable logic devices. To integrate such nanoscale devices with CMOS circuits, nanowire decoders were invented. Due to the stochastic nature of the nanoscale fabrication, the decoder addresses that address the nanowires selectively must be generated after fabrication. In this paper, we develop a mathematical model of the nanowire decoders for the generation of the proper addresses. Assuming a simple testing approach calledon-off measurement, we prove that the maximum number of the proper addresses can be generated in finite time. We design the algorithms to generate the required number of the proper addresses. Experimental results confirm the efficiency of our algorithms.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
R.S. Williams and P.J. Kuekes. Demultiplexer for a molecular wire crossbar network. US Patent Number 6,256,767, 2001.
 
2
Y. Luo, J. EGreen, R. Beckman, E. Johnston-Halperin, and J.R. Heath. Bridging dimensions: Demultiplexing ultrahigh-density nanowire circuits. Science, 310:465--468, 2005.
 
3
E.W. Wong, Y. Luo, K. Beverly, J. Sampaio, F. Raymo, J.F. Stoddart, C.P. Collier, G. Mattersteig, and J.R. Heath. A {2}catenate-based solid state electronically reconfigurable switch. Science, 290:1172--1175, 2000.
4
 
5
M. Mishra and S.C. Goldstein. Defect tolerance at the end of the roadmap. In International Test Conference, pages 1201--1210, 2003.
 
6
E. Rachlin and J.E. Savage. Nanowire addressing with randomized--contact decoders. In ICCAD, pages 735--742, 2006.
 
7
Y. Chen, T. Hogg, and P.J. Kuekes. Assembling nanoscale circuits with randomized connections. IEEE Trans. on Nanotechnology, 5(2):110--122, 2006.


Collaborative Colleagues:
Jia Wang: colleagues
Ming-Yang Kao: colleagues
Hai Zhou: colleagues