Utilizing custom registers in application-specific instruction set processors for register spills elimination

ABSTRACT

Application-specific instruction set processor (ASIP) has become an important design choice for embedded systems. It can achieve both high flexibility offered by the base processor core and high performance and energy efficiency offered by the dedicated hardware extensions. Although a lot of efforts have been devoted to computation acceleration, e.g., automatic custom instruction identification and synthesis, the limited on-chip data storage elements, including the register file and data cache, have become a potential performance bottleneck. In this paper, we propose a hardware/software cooperative approach and a linear scan register allocation algorithm to utilize the existing custom registers in ASIPs for eliminating register spills. The data traffic between the processor and memory can be reduced through efficient on-chip communications between the base processor core and custom hardware extensions. Our experimental results demonstrate that a promising performance gain can be achieved, which is orthogonal to improvements by any other technique in ASIP design.

REFERENCES

• 1: Tensilica Inc. {http://www.tensilica.com}.
• 2: ARC International. {http://www.arc.com}.
• 3: Improv Systems Inc. {http://www.improvsys.com}.
• 4: Altera Corp. {http://www.altera.com}.
• 5: Xilinx Inc. {http://www.xilinx.com}.
• 6: ASIP Meister. {http://www.eda-meister.org/asipmeister}.
• 7: SimpleScalar Portable Instruction Set Architecture (PISA). {http://www.simplescalar.com/}.
• 8: Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002 [doi>10.1109/2.982917]
• 9: Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.5]
• 10: Jason Cong , Yiping Fan , Guoling Han , Ashok Jagannathan , Glenn Reinman , Zhiru Zhang, Instruction set extension with shadow registers for configurable processors, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046206]
• 11: Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968307]
• 12: J. Cong , Guoling Han , Zhiru Zhang, Architecture and compilation for data bandwidth improvement in configurable embedded processors, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.263-270, November 06-10, 2005, San Jose, CA
• 13: Dirk Fischer , Jürgen Teich , Michael Thies , Ralph Weper, Efficient architecture/compiler co-exploration for ASIPs, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France [doi>10.1145/581630.581635]
• 14: Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000 [doi>10.1109/40.848473]
• 15: David Goodwin , Darin Petkov, Automatic generation of application specific processors, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA [doi>10.1145/951710.951730]
• 16: M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, p.3-14, December 02-02, 2001 [doi>10.1109/WWC.2001.15]
• 17: R. Kastner , A. Kaplan , S. Ogrenci Memik , E. Bozorgzadeh, Instruction generation for hybrid reconfigurable systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.605-627, October 2002 [doi>10.1145/605440.605446]
• 18: From ASIC to ASIP: The Next Design Discontinuity, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.84, September 16-18, 2002
• 19: Massimiliano Poletto , Vivek Sarkar, Linear scan register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.895-913, Sept. 1999 [doi>10.1145/330249.330250]
• 20: L. Pozzi, K. Atasu, and P. Ienne. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Trans. Computer-Aided Design of Integrated Circuits, 25(7):1209--1229, July 2006.
• 21: S. Skiena. Maximum independent set. In Implementing discrete mathematics: Combinatorics and graph theory with Mathematica, pages 218--219. MA: Addison-Welsey, 1990.
• 22: F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Custom-instruction synthesis for extensible processor platform. IEEE Trans. Computer-Aided Design of Integrated Circuits, 23(2):216--228, Feb. 2004.
• 23: L. Wehmeyer, M. K. Jain, S. Steinke, P. Marwedel, and M. Balakrishnan. Analysis of the influence of register file size on energy consumption, code size, and execution time. IEEE Trans. Computer-Aided Design of Integrated Circuits, 20(11):1329--1337, Nov. 2001.
• 24: Pan Yu , Tulika Mitra, Characterizing embedded applications for instruction-set extensible processors, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996764]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.m Miscellaneous

General Terms:
Design

Keywords:
ASIP, custom register, register file