Estimating path delay distribution considering coupling noise

ABSTRACT

Accurately estimating critical path delays is extremely important for yield optimization and for path selection in delay testing. It is well known that dynamic effects such ascoupling noise can significantly affect critical path delays. In traditional static timing analysis, the coupling effect isincorporated by estimating the switching window overlaps between aggressor and victim and then assuming a constant (worst case) coupling factor if any overlap is present. However in path based statistical timing analysis, using a constant coupling factor can overestimate the mean delay while under estimating the delay variance. In this paper, we propose a technique to estimate the dynamic variation in pathdelay caused by coupling noise. We treat the effective coupling capacitance as a random variable that varies as a function of the relative signal arrival times between victim andaggressor nodes. A modeling technique to estimate the capacitance variation is shown and a framework that gives therelative signal arrival time distribution at the victim nodesis developed.

REFERENCES

• 1: Ravishankar Arunachalam , Karthik Rajagopal , Lawrence T. Pileggi, TACO: timing analysis with coupling, Proceedings of the 37th conference on Design automation, p.266-269, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337415]
• 2: Andrew B. Kahng , Sudhakar Muddu , Egino Sarto, On switch factor based analysis of coupled RC interconnects, Proceedings of the 37th conference on Design automation, p.79-84, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337318]
• 3: S. Sapatnekar, A Timing Model Incorporating the Effect of Crosstalk on Delay and its Application to Optimal Channel Routing, IEEE Tran. on Computer Aided Design, Vol. 19, pp.550--559, 2000.
• 4: D. Sinha , Hai Zhou, A unified framework for statistical timing analysis with coupling and multiple input switching, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.837-843, November 06-10, 2005, San Jose, CA
• 5: Jiayong Le , Xin Li , Lawrence T. Pileggi, STAC: statistical timing analysis with correlation, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996665]
• 6: K. Agarwal, T.Sato, Y.Cao, D.Slyvester, and C.Hu, Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis, Proc. of 4th Int. Symposium of Quality Electronic Design (ISQED), 2003.
• 7: Medha Kulkarni , Tom Chen, A Sensitivity Based Approach to Analyzing Signal Delay Uncertainty of Coupled Interconnects, Proceedings of the 5th International Symposium on Quality Electronic Design, p.331-336, March 22-24, 2004
• 8: T.M. Mak, A. Kristic, K-T. Cheng, L-C. Wang, New Challenges in Delay Testing of Nanometer Multigigahertz Designs, IEEE CASS, 2004.
• 9: Timing Yield Estimation from Static Timing Analysis, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.437, March 26-28, 2001
• 10: Joel Grodstein , Dilip Bhavsar , Vijay Bettada , Richard Davies, Automatic Generation of Critical-Path Tests for a Partial-Scan Microprocessor, Proceedings of the 21st International Conference on Computer Design, p.180, October 13-15, 2003
• 11: Jing-Jia Liou , Kwang-Ting Cheng , Sandip Kundu , Angela Krstic, Fast statistical timing analysis by probabilistic event propagation, Proceedings of the 38th conference on Design automation, p.661-666, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379043]
• 12: J. H. Friedman. Multivariate adaptive regression splines, Annals of Statistics, Vol. 19, pp. 1--14, 1991.
• 13: Chandramouli V. Kashyap , Charles J. Alpert , Anirudh Devgan, An "effective" capacitance based delay metric for RC interconnect, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 14: Charles J. Alpert , Anirudh Devgan , Chandramouli Kashyap, A two moment RC delay metric for performance optimization, Proceedings of the 2000 international symposium on Physical design, p.69-74, May 2000, San Diego, California, United States [doi>10.1145/332357.332377]
• 15: L.C. Wang, J. Liou, K-T. Cheng, Critical Path Selection for Delay Fault Testing Based on Statistical Timing Model, IEEE Tran. on Computer Aided Design for Integrated Circuits and Systems, Vol. 23, pp. 1550--1565, 2004.
• 16: Pramodchandran N. Variyam , Abhijit Chatterjee, Specification-Driven Test Design for Analog Circuits, Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.335-340, November 02-04, 1998
• 17: C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996663]
• 18: B. Stine, et al. A Closed-Form Analytic Modek for ILD Thickness Variation in CMP Processes, Proc. CMP-MIC, Santa Clara, CA, Feb, 1997.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Performance, Reliability

Keywords:
coupling, crosstalk, dynamic delay variation