Multi-processor operating system emulation framework with thermal feedback for systems-on-chip

ABSTRACT

Multi-Processor System-On-Chip (MPSoC) can provide the performance levels required by high-end embedded applications. However, they do so at the price of an increasing power density, which may lead to thermal runaway if coupled with low-cost packaging and cooling. Hence, mechanisms to efficiently evaluate the effectiveness of advanced thermal-aware operating-system (OS) strategies (e.g. task migration) onto the available MPSoC hardware are needed. In this paper, we propose a new MPSoC OS emulation framework that enables the study of thermal management strategies at the architectural- and OS-levels with the help of a standard FPGA. This framework includes the hardware and software components needed to accurately model complex MPSoCs architectures, and to test the effects of run-time thermal management strategies at the OS/middleware level with real-life inputs. Our results show that migration overhead is negligible w.r.t. temperature timings, enabling the development of thermal-aware migration strategies. Moreover, the effectiveness of the monitoring and feedback mechanism provides an emulation performance only ten times slower than real time.

REFERENCES

• 1: Aptix. System explore, 2003. http://www.aptix.com.
• 2: ARM. Arm integrator ap, 2004. http://www.arm.com.
• 3: David Atienza , Pablo G. Del Valle , Giacomo Paci , Francesco Poletti , Luca Benini , Giovanni De Micheli , Jose M. Mendias, A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147068]
• 4: Luca Benini , Davide Bertozzi , Alessandro Bogliolo , Francesco Menichelli , Mauro Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI Signal Processing Systems, v.41 n.2, p.169-182, September 2005 [doi>10.1007/s11265-005-6648-1]
• 5: Cadence. Cadence palladium ii, 2005. http://www.cadence.com.
• 6: Emulation and Verification Engineering. Zebu xl and zv models, 2005. http://www.eve-team.com.
• 7: Heron Engineering. Heron mpsoc emulation, 2004. http://www.hunteng.co.uk.
• 8: Krisztián Flautner , Trevor Mudge, Vertigo: automatic performance-setting for Linux, ACM SIGOPS Operating Systems Review, v.36 n.SI, Winter 2002 [doi>10.1145/844128.844139]
• 9: Ahmed Jerraya and Wayne Wolf. Multiprocessor Systems-on-Chips. Morgan Kaufmann, Elsevier, 2005.
• 10: Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005 [doi>10.1109/MM.2005.35]
• 11: Berkeley University RAD Lab. Ramp project, 2006. http://radlab.cs.berkeley.edu/wiki/RAMP project idea.
• 12: Sergio Lopez-Buedo , Javier Garrido , Eduardo Boemo, Thermal Testing on Reconfigurable Computers, IEEE Design & Test, v.17 n.1, p.84-91, January 2000 [doi>10.1109/54.825679]
• 13: Yuichi Nakamura , Kouhei Hosokawa , Ichiro Kuroda , Ko Yoshikawa , Takeshi Yoshimura, A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996655]
• 14: Mario Diaz Nava , Patrick Blouet , Philippe Teninge , Marcello Coppola , Tarek Ben-Ismail , Samuel Picchiottino , Robin Wilson, An Open Platform for Developing Multiprocessor SoCs, Computer, v.38 n.7, p.60-67, July 2005 [doi>10.1109/MC.2005.218]
• 15: uclinux: Embedded linux/microcontroller project, 2006. http://www.uclinux.org/.
• 16: G. Paci , P. Marchal , F. Poletti , L. Benini, Exploring "temperature-aware" design in low-power MPSoCs, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 17: Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004 [doi>10.1145/980152.980157]
• 18: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 19: Osamu Takahashi , Scott Cottier , Sang H. Dhong , Brian Flachs , Joel Silberman, Power-Conscious Design of the CELL Processor's Synergistic Processor Element, IEEE Micro, v.25 n.5, p.10-18, September 2005 [doi>10.1109/MM.2005.97]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Measurement, Performance

Keywords:
FPGA, MPSoC, emulation, operating system, thermal studies