On the potential of asynchronous pipelined processors

ABSTRACT

An asynchronous version of the pipelined R3000 and DLX processors, the A3000, is being designed. Simulation was employed to investigate the potential speed-up obtainable due to the asynchronous operation. Preliminary results show up to a 64% improvement in performance.

REFERENCES

• 1: 1. Chu, T. Synthesis of Self-Timed VLSI Circuits from Graph-theoretic Specifications . PhD thesis, MIT, 1987.
• 2: Llana David , Ran Ginosar , Michael Yoeli, An efficient implementation of Boolean functions nd finite state machine as self-timed circuit, ACM SIGARCH Computer Architecture News, v.17 n.6, p.91-104, Dec. 1989 [doi>10.1145/77254.77262]
• 3: 3. David, I., Ginosar, R., and Yoeli, M. Self-timed implementation of a reduced instruction set computer. Tech. Rep. 732, Dept. Elect. Eng., Technion, Oct., 1989.
• 4: 4. Ebergen, J. Translating Programs into Delay-Insensitive Circuits. PhD thesis, CWI, 1989.
• 5: 5. Ginosar, R., and Wolf, T. A3000: an asynchronous version of the r3000. Computer Science Department, University of Utah, in preparation.
• 6: David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
• 7: Gerry Kane, MIPS RISC architecture, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
• 8: 8. Martin, A. Programming in vlsi: from communicating processes to delay-insensitive circuits. In UT Year of Programming Inst. on Concurrent Programming , C. Hoare, Ed., Addison-Wesley, 1989.
• 9: 9. Martin, A., Burns, S., Lee, T., Borkovic, D., and Hazewindus, P. The design of an asynchronous microprocessor. Tech. Rep. CS-TR-89-02, Caltech, 1989.
• 10: 10. Martin, A., Burns, S., Lee, T., Borkovic, D., and Hazewindus, P. The first asynchronous microprocessor: the test results. Tech. Rep. CS-TR-89-06, Caltech, 1989.
• 11: 11. Miller, R. Switching Theory, Vol. 2. J. Wiley & Sons, 1965.
• 12: 12. Molnar, C., Fan, T., and Rosen berger, F. Synthesis of delay-insensitive modules. Journal of Distributed Computing (1986), 226-234.
• 13: 13. Seitz, C. System timing. In Introduction to VLSI Systems, C. Mead and L. Conway, Eds., Addison-Wesley, 1980, pp. 218-262.
• 14: I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989 [doi>10.1145/63526.63532]
• 15: 15. Wakerly, J. Book review: 'computer architecture: a quantitative approach'. Computer Architecture News 18, 2 (June 1990), 96-98.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Pipeline processors**

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Asynchronous/synchronous operation

  C. Computer Systems Organization

General Terms:
Design, Measurement, Performance, Theory