Compiled code in distributed logic simulation

ABSTRACT

A logic simulation approach known as compiled-code eventdriven simulation was developed in the past for sequential logic simulation. It improves simulation performance by reducing the logic evaluation and propagation time. In this paper we describe the application of this approach to distributed logic simulation. Our experimental results show that using compiled code can greatly improve the stability and overall performance of a Time-Warp based logic simulator. We also present a technique called fanout aggregation that makes use of information on circuit partitions and considerably improves the run-time performance of our (distributed) compiled code simulator. It does not produce a similar improvement when used in conjunction with an interpreted simulator because of run-time overhead.

REFERENCES

• 1: Wing Yee Au , Daniel Weise , Scott Seligman, Automatic generation of compiled simulations through program specialization, Proceedings of the 28th conference on ACM/IEEE design automation, p.205-210, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127665]
• 2: Brglez, F., D. Bryan, and K. Kozminski. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of IEEE Symposium on Circuits and Systems.
• 3: Roger D. Chamberlain, Parallel logic simulation of VLSI systems, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.139-143, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217520]
• 4: K. M. Chandy , J. Misra, Asynchronous distributed simulation via a sequence of parallel computations, Communications of the ACM, v.24 n.4, p.198-206, April 1981 [doi>10.1145/358598.358613]
• 5: M Chiang , R Palkovic, LCC simulators speed development of synchronous hardware, Computer Design, v.25 n.5, p.87-92, March 1, 1986
• 6: C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th conference on Design automation, p.175-181, January 1982
• 7: IEEE. 2001. IEEE standard 1364--2001, IEEE standard verilog hardware description language.
• 8: David R. Jefferson, Virtual time, ACM Transactions on Programming Languages and Systems (TOPLAS), v.7 n.3, p.404-425, July 1985 [doi>10.1145/3916.3988]
• 9: Lee, Y., and P. Maurer. 1996, December. Bit-parallel multidelay simulation. IEEE Transactions on CAD of Integrated Circuits and Systems 15 (12): 1547--1554.
• 10: Lewis, D. 1991, June. A hierarchical compiled code event-driven logic simulator. IEEE Transactions on Computer-Aided Design 10 (6): 726--737.
• 11: Lijun Li , Hai Huang , Carl Tropper, DVS: An Object-Oriented Framework for Distributed Verilog Simulation, Proceedings of the seventeenth workshop on Parallel and distributed simulation, p.173, June 10-13, 2003
• 12: Maurer, P. 1997, July. The inversion algorithm for digital simulation. IEEE Transactions on CAD of Integrated Circuits and Systems 16 (7): 762--769.
• 13: Emily J. Shriver , Karem A. Sakallah, Ravel: assigned-delay compiled-code logic simulation, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.364-368, November 1992, Santa Clara, California, United States
• 14: L.-T. Wang , N. E. Hoover , E. H. Porter , J. J. Zasio, SSIM: a software levelized compiled-code simulator, Proceedings of the 24th ACM/IEEE conference on Design automation, p.2-8, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37889]
• 15: Zhicheng Wang , Peter M. Maurer, LECSIM: a levelized event driven compiled logic simulation, Proceedings of the 27th ACM/IEEE conference on Design automation, p.491-496, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123349]