ACM Home Page
Please provide us with feedback. Feedback
The shunt: an FPGA-based accelerator for network intrusion prevention
Full text PdfPdf (240 KB)
Source International Symposium on Field Programmable Gate Arrays archive
Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays table of contents
Monterey, California, USA
SESSION: Security table of contents
Pages: 199 - 206  
Year of Publication: 2007
ISBN:978-1-59593-600-4
Authors
Nicholas Weaver  International Computer Science Institute, Berkeley, CA
Vern Paxson  International Computer Science Institute, Berkeley, CA
Jose M. Gonzalez  International Computer Science Institute, Berkeley, CA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 9,   Downloads (12 Months): 82,   Citation Count: 4
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1216919.1216952
What is a DOI?

ABSTRACT

The sophistication and complexity of analysis performed by today's network intrusion prevention systems (IPSs) benefits greatly from implementation using general-purpose CPUs. Yet the performance of such CPUs increasingly lags behind that necessary to process today's high-rate traffic streams. A key observation, however, is that much of the traffic comprising a high-volume stream can, after some initial analysis, be qualified as "likely uninteresting." To this end, we have developed an in-line, FPGA-based IPS ac-celerator, the Shunt, using the NetFPGA2 platform. The Shunt functions as the forwarding device used by the IPS; it alone processes the bulk of the traffic, offloading the memory bus and leaving the CPU free to inspect the subset of the traffic deemed germane for security analysis. To do so, the Shunt maintains several large state tables indexed by packet header fields, including IP/TCP flags, source and destination IP addresses, and connection tuples. The tables yield decision values the element makes on a packet-by-packet basis: forward the packet, drop it, or divert it through the IPS. By manipulating table entries, the IPS can specify the traffic it wishes to examine, directly block malicious traffic, and "cut through" traffic streams once it has had an opportunity to "vet" them, all on a fine-grained basis. We base our design on a novel series of caches, with a "fail safe" miss policy, coupled to a host PC to handle both cache management and higher level IPS analysis. The design requires only 2 MB of SRAM for its extensive caches, and can sup-port four Gbps Ethernets on a single Virtex 2 Pro 30.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
R. Anderson, E. Biham, and L. Knudsen. Serpent: A proposal for the advanced encryption standard. @@@ Nick, how published?
 
2
3
 
4
Martin Casado, Tal Garfinkel, Aditya Akella, Michale Freedman, Dan Boneh, and Nick McKeown. SANE: A protection architecture for enterprise networks. In USENIX Security, 2006.
 
5
Scott Crosby and Dan Wallach. Denial of Service via Algorithmic Complexity Attacks. In Proceedings of the 12th USENIX Security Symposium, August 2003.
 
6
7
 
8
The deter security testbed, http://www.deterlab.net.
 
9
 
10
National Laboratory for Applied Network Research, Distributed Applications Support Team, Iperf, the TCP/UDP Bandwidth Measurement Tool. http://dast.nlanr.net/projects/iperf/.
11
 
12
Nicholas Weaver and Stuart Staniford and Vern Paxson. Very fast containment of scanning worms. In 13th USENIX Security Symposium. USENIX, August 2004.
 
13
 
14
 
15
Ronald L. Rivest. The RC5 encryption algorithm, from Dr. Dobb's Journal, January, 1995, 1996.
 
16
Ronald L. Rivest, M. J. B. Robshaw, R. Sidney, and Y. L. Yin. The RC6 block cipher. @@@ Nick, how published?
17
 
18
David Schuehler and John Lockwood. A modular system for fpga-based tcp flow processing in high-speed networks. In FPL, 2004.
19
20
21
 
22
Haoyu Song, Todd Sproull, Mike Attig, and John Lockwood. Snort offloader: A reconfigurable hardware NIDS filter.
 
23
Ioannis Sourdis and Dionisios Pnevmatikatos. Fast, large-scale string match for a 10 Gbps FPGA-based network intrusion detection system.
 
24
Greg Watson, Nick McKeown, and Martin Casado. Netfpga: A tool for network research and education. In 2nd workshop on Architectural Research using FPGA Platforms (WARFP), 2006.
 
25
Nicholas Weaver, Dan Ellis, Stuart Staniford, and Vern Paxson. Worms verses perimiters: The case for Hard LANs. In Hot Interconnects 12, August 2004.
 
26
Nicholas Weaver, Vern Paxson, and Robin Sommer. Bro-LAN pervasive network inspection and control for LAN traffic. Work in progress, 2006.
 
27
 
28


Collaborative Colleagues:
Nicholas Weaver: colleagues
Vern Paxson: colleagues
Jose M. Gonzalez: colleagues