ACM Home Page
Please provide us with feedback. Feedback
Low-latency ethernet: the ubiquitous datacenter interconnect
Full text HtmlHtml (2 KB)
Source Conference on High Performance Networking and Computing archive
Proceedings of the 2006 ACM/IEEE conference on Supercomputing table of contents
Tampa, Florida
SESSION: Exhibitor forum table of contents
Article No. 256  
Year of Publication: 2006
ISBN:0-7695-2700-0
Author
Sponsors
IEEE : Institute of Electrical and Electronics Engineers
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 19,   Citation Count: 0
Additional Information:

abstract   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1188455.1188724
What is a DOI?

ABSTRACT

It is well known in the HPC community that latency is critical and that CLOS architectures are key to scalable, low-latency, high-bandwidth systems. The critical element in the further scalability of these systems is the emergence of a robust, multi-vendor ecosystem for low-latency interconnect components with a low cost. Ethernet has the cross-market appeal, and comprises a majority of HPC systems, but is not yet seen as a performance leader. This presentation will expose the audience to new capabilities in Ethernet that make it suitable for the highest performance systems. In particular, TCP/IP/Ethernet interconnect technology now has: 1) 10 Gbps data rate 2) Extremely low latency 3) Full protocol offload and acceleration 4) Scalable, non-blocking topologies (fat trees, etc.) 5) Congestion management enhancements 6) Aggressive Ethernet-ecosystem pricing The presentation will include simulation results to show interconnect and congestion management performance in an HPC cluster from an end-to-end system perspective.