A methodology for evaluating runtime support in network processors

ABSTRACT

Modern network processor systems require the ability to adapt their processing capabilities at runtime to changes in network traffic. Traditionally, network processor applications have been optimized for a single static workload scenario, but recently several approaches for run-time adaptation have been proposed. Comparing these approaches and developing novel run-time support algorithms is difficult due to the multicore system-on-a-chip nature of network processors. In this paper, we present a model for network processors that can aid in evaluating different run-time support systems. The model considers workload characteristics of applications and network traffic. We use a queuing network abstraction to model different runtime systems. We illustrate the effectiveness of this model by comparing the performance of two existing workload adaptation algorithms.

REFERENCES

• 1: J. R. Allen , B. M. Bass , C. Basso , R. H. Boivie , J. L. Calvignac , G. T. Davis , L. Frelechoux , M. Heddes , A. Herkersdorf , A. Kind , J. F. Logan , M. Peyravian , M. A. Rinaldi , R. K. Sabhikhi , M. S. Siegel , M. Waldvogel, IBM PowerNP network processor: Hardware, software, and applications, IBM Journal of Research and Development, v.47 n.2-3, p.177-193, March 2003
• 2: AMCC. np7510 10 Gbps Network Processor, 2003. http://www.amcc.com.
• 3: Forest Baskett , K. Mani Chandy , Richard R. Muntz , Fernando G. Palacios, Open, Closed, and Mixed Networks of Queues with Different Classes of Customers, Journal of the ACM (JACM), v.22 n.2, p.248-260, April 1975 [doi>10.1145/321879.321887]
• 4: Gunter Bolch , Stefan Greiner , Hermann de Meer , Kishor S. Trivedi, Queueing networks and Markov chains: modeling and performance evaluation with computer science applications, Wiley-Interscience, New York, NY, 1998
• 5: Jake D. Brutlag, Aberrant Behavior Detection in Time Series for Network Monitoring, Proceedings of the 14th USENIX conference on System administration, December 03-08, 2000, New Orleans, Louisiana
• 6: D. Clark, K. Sollins, J. Wroclawski, D. Katabi, J. Kulik, X. Yang, B. Braden, T. Faber, A. Falk, V. Pingali, M. Handley, and N. Chiappa. New Arch: future generation internet architecture. Technical report, Dec. 2003.
• 7: P. Crowley and J.-L. Baer. A modelling framework for network processor systems. In Proc. of First Network Processor Workshop (NP-1) in conjunction with Eighth IEEE International Symposium on High Performance Computer Architecture (HPCA-8), pages 86--96, Cambridge, MA, Feb. 2002.
• 8: W. Eatherton. The push of network processing to the top of the pyramid. In Keynote Presentation at ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS), Princeton, NJ, Oct. 2005.
• 9: EZchip Technologies Ltd., Yokneam, Israel. NP-1 10-Gigabit 7-Layer Network Processor, 2002. http://www.ezchip.com/html/pr_np-1.html.
• 10: M. A. Franklin and S. Datar. Pipeline task scheduling on network processors. In Proc. of Third Network Processor Workshop (NP-3) in conjunction with Tenth IEEE International Symposium on High Performance Computer Architecture (HPCA-10), Madrid, Spain, Feb. 2004.
• 11: A. Gavrilovska, K. Schwan, O. Nordstrom, and H. Seifu. Network processors as building blocks in overlay networks. In Proc. of Hot Interconnects, pages 83--88, Stanford, CA, Aug. 2003. ACM.
• 12: S. D. Goglin, D. Hooper, A. Kumar, and R. Yavatkar. Advanced software framework, tools, and languages for the IXP family. Intel Technology Journal, 7(4):64--76, Nov. 2003.
• 13: M. Gries, C. Kulkarni, C. Sauer, and K. Keutzer. Exploring trade-offs in performance and programmability of processing element topologies for network processors. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth IEEE International Symposium on High Performance Computer Architecture (HPCA-9), pages 75--87, Anaheim, CA, Feb. 2003.
• 14: Intel Corporation. Intel Second Generation Network Processor, 2005. http://www.intel.com/design/network/products/npfamily/.
• 15: E. Khan, M. W. El-Kharashi, A. Ehtesham Rafiq, F. Gebali, and M. Abd-El-Barr. Network processors for communication security: a review. In Proc. of IEEE Pacific Rim Conference on Communications, Computers and Signal Processing 2003. PACRIM. 2003 IEEE Pacific Rim Conference onCommunications, Computers and signal Processing (PacRim 2003), Waikiki, HI, Feb. 2003.
• 16: R. Kokku, T. Riché, A. Kunze, J. Mudigonda, J. Jason, and H. Vin. A case for run-time adaptation in packet processing systems. In Proc. of the 2nd Workshop on Hot Topics in Networks (HOTNETS-II), Cambridge, MA, Nov. 2003.
• 17: Anukool Lakhina , Konstantina Papagiannaki , Mark Crovella , Christophe Diot , Eric D. Kolaczyk , Nina Taft, Structural analysis of network traffic flows, ACM SIGMETRICS Performance Evaluation Review, v.32 n.1, June 2004
• 18: Rong-Tai Liu , Nen-Fu Huang , Chih-Hao Chen , Chia-Nan Kao, A fast string-matching algorithm for network processor-based intrusion detection system, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.3, p.614-633, August 2004 [doi>10.1145/1015047.1015055]
• 19: G. Memik and W. H. Mangione-Smith. NEPAL: A framework for efficiently structuring applications for network processors. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth IEEE International Symposium on High Performance Computer Architecture (HPCA-9), Anaheim, CA, Feb. 2003.
• 20: W. Plishker, K. Ravindran, N. Shah, and K. Keutzer. Automated task allocation for network processors. In Proc. of Network System Design Conference, pages 235--245, Oct. 2004.
• 21: R. Ramaswamy and T. Wolf. PacketBench: A tool for workload characterization of network processing. In Proc. of IEEE 6th Annual Workshop on Workload Characterization (WWC-6), pages 42--50, Austin, TX, Oct. 2003.
• 22: L. Ruf, K. Farkas, H. Hug, and B. Plattner. Network services on service extensible routers. In Proc. of Seventh Annual International Working Conference on Active Networking (IWAN 2005), Sophia Antipolis, France, Nov. 2005.
• 23: N. Shah, W. Plishker, and K. Keutzer. NP-Click: A programming model for the intel IXP1200. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth IEEE International Symposium on High Performance Computer Architecture (HPCA-9), pages 100--111, Anaheim, CA, Feb. 2003.
• 24: Joel Sommers , Paul Barford, Self-configuring network traffic generation, Proceedings of the 4th ACM SIGCOMM conference on Internet measurement, October 25-27, 2004, Taormina, Sicily, Italy [doi>10.1145/1028788.1028798]
• 25: Tammo Spalink , Scott Karlin , Larry Peterson , Yitzchak Gottlieb, Building a robust software-based router using network processors, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada
• 26: Teja Technologies. TejaNP Datasheet, 2003. http://www.teja.com.
• 27: L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. Design space exploration of network processor architectures. In Proc. of First Network Processor Workshop (NP-1) in conjunction with Eighth IEEE International Symposium on High Performance Computer Architecture (HPCA-8), pages 30--41, Cambridge, MA, Feb. 2002.
• 28: Tilman Wolf , Mark A. Franklin, Performance Models for Network Processor Design, IEEE Transactions on Parallel and Distributed Systems, v.17 n.6, p.548-561, June 2006 [doi>10.1109/TPDS.2006.75]
• 29: Tilman Wolf , Ning Weng , Chia-Hui Tai, Design considerations for network processor operating systems, Proceedings of the 2005 symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA [doi>10.1145/1095890.1095901]
• 30: Li Zhao , Yan Luo , Laxmi Bhuyan , Ravi Iyer, Design and Implementation of a Content-Aware Switch Using a Network Processor, Proceedings of the 13th Symposium on High Performance Interconnects, p.79-85, August 17-19, 2005 [doi>10.1109/CONECT.2005.16]
• 31: Wenjiang Zhou , Chuang Lin , Yin Li , Zhangxi Tan, Queue Management for QoS Provision Build on Network Processor, Proceedings of the The Ninth IEEE Workshop on Future Trends of Distributed Computing Systems (FTDCS'03), p.219, May 28-30, 2003

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.6 Internetworking
          Subjects: Routers

General Terms:
Algorithms, Measurement, Performance

Keywords:
network processors, runtime management, workload partitioning and mapping