Cost-efficient soft error protection for embedded microprocessors

ABSTRACT

Device scaling trends dramatically increase the susceptibility of microprocessors to soft errors. Further, mounting demand for embedded microprocessors in a wide array of safety critical applications, ranging from automobiles to pacemakers, compounds the importance of addressing the soft error problem. Historically, soft error tolerance techniques have been targeted mainly at high-end server markets, leading to solutions such as coarse-grained modular redundancy and redundant multithreading. However, these techniques tend to be prohibitively expensive to implement in the embedded design space. To address this problem, we first present a thorough analysis of the effects of soft errors on a production-grade, fully synthesized implementation of an ARM926EJ-S embedded microprocessor. We then leverage this analysis in the design of two orthogonal low-costs of terror protection techniques that can be tuned to achieve variable levels of fault coverage as a function of area and power constraints. The first technique uses a small cache of live register values in order to provide nearly twice the fault coverage of a register file protected using traditional error correcting codes at little or no additional area cost. The second technique is a statistical method used to significantly reduce the overhead of deploying time-delayed shadow latches for low-latency fault detection.

REFERENCES

• 1: ARM Ltd. ARM926EJ-S Technical Reference Manual, Jan. 2004. http://www.arm.com/pdfs/DDI0198D926TRM.pdf.
• 2: Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner, Making Typical Silicon Matter with Razor, Computer, v.37 n.3, p.57-65, March 2004 [doi>10.1109/MC.2004.1274005]
• 3: Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002 [doi>10.1109/2.982917]
• 4: David Bernick , Bill Bruckert , Paul Del Vigna , David Garcia , Robert Jardine , Jim Klecka , Jim Smullen, NonStop® Advanced Architecture, Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN'05), p.12-21, June 28-July 01, 2005 [doi>10.1109/DSN.2005.70]
• 5: S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. A self-tuning dvs process or using delay-error detection and correction. IEEE Journal of Solid-State Circuits, 41(4):792--804, 2006.
• 6: P. Franco and E. J. McCluskey. On-line delay testing of digital circuits. In Proc. of the 1994 IEEE VLSI Test Symposium, pages 167--173, 1994.
• 7: M. Y. Hsiao. A class of optimal minimum odd-weight-column sec-ded codes. IBM Journal of Research and Development, 14(4):395--401, 1970.
• 8: Seongwoo Kim , Arun K. Somani, Soft Error Sensitivity Characterization for Microprocessor Dependability Enhancement Strategy, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.416-428, June 23-26, 2002
• 9: Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 10: Gokhan Memik , Arindam Mallik, Engineering Over-Clocking: Reliability-Performance Trade-Offs for High-Performance Register Files, Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN'05), p.770-779, June 28-July 01, 2005 [doi>10.1109/DSN.2005.43]
• 11: Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
• 12: Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999
• 13: Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, Proceedings of the 27th annual international symposium on Computer architecture, p.25-36, June 2000, Vancouver, British Columbia, Canada
• 14: Eric Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.84, June 15-18, 1999
• 15: Giacinto Paolo Saggese , Anoop Vetteth, Microprocessor Sensitivity to Failures: Control vs Execution and Combinational vs Sequential Logic, Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN'05), p.760-769, June 28-July 01, 2005 [doi>10.1109/DSN.2005.63]
• 16: David Seal, ARM Architecture Reference Manual, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2000
• 17: L. Spainhower and T. Gregg. IBMS/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective. IBM Journal of Research and Development, 43(6):863--873, 1999.
• 18: Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks (DSN'04), p.61, June 28-July 01, 2004
• 19: J. F. Ziegler, Terrestrial cosmic ray intensities, IBM Journal of Research and Development, v.42 n.1, p.117-139, jan. 1998

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Experimentation, Reliability

Keywords:
embedded processors, reliability, soft errors