High-level power analysis for multi-core chips

ABSTRACT

Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs)and embedded multi-processor systems-on-a-chip (MPSoCs), with on-chip networks increasingly becoming the defacto communication fabric between cores as the demand for on-chip bandwidth scales up. These multi-core chips are composed of two key subcomponents: processor cores and a network fabric. Rapid, early-stage power estimation of these multi-core chips is crucial in assisting compilers in determining the most efficient thread partitioning and place-ment. While prior work in high-level power analysis exists, the focus has been on uniprocessor cores and ignores the interactions between cores via the on-chip network, as well as the power contribution of the on-chip fabric itself. In this paper we propose a ?rst high-level power analysis framework that synergistically considers both computation and communication in a complete CMP system. Processor cores and the communication fabric are both abstracted as network nodes and links, so data dependencies, structural dependencies and communication dependencies are all modeled as resource contention, with resource utilization as a proxy for relative power. Our tool has been validated against the cycle-accurate BTL simulator of the MITRawCMP, showing an average speed up of 7X while achieving relative accuracy of 9.1%. We see this as a ?rst step towards enabling the implementation of parallelizing compilers that explore various power-performance tradeoffs for future multi-core chips.

REFERENCES

• 1: ARM Integrated Multiprocessor Core, 2006. Available{online}:http://www.arm.com.
• 2: L. Benini and G. DeMicheli. Powering Networks on Chip. In Proc. of the International Symposium on System Synthesis, pp. 33--38, Oct. 2001.
• 3: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 4: Martin Burtscher , Ilya Ganusov, Automatic Synthesis of High-Speed Processor Simulators, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.55-66, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.7]
• 5: Guangyu Chen , Feihui Li , Mahmut Kandemir, Compiler-directed channel allocation for saving power in on-chip networks, Conference record of the 33rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.194-205, January 11-13, 2006, Charleston, South Carolina, USA
• 6: Guangyu Chen , Feihui Li , Mahmut Kandemir , Mary Jane Irwin, Reducing NoC energy consumption through compiler-directed channel voltage scaling, Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation, June 11-14, 2006, Ottawa, Ontario, Canada
• 7: Jianwei Chen , M. Dubois , P. Stenstrom, Integrating complete-system and user-level performance/power simulators: the SimWattch approach, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.1-10, March 06-08, 2003
• 8: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 9: L. Eeckhout et al. Statistical Simulation:Adding Efficiency to the Computer Designer's Toolbox. IEEE Micro, Vol. 23, No. 5, pp. 26--38, Sept.-Oct. 2003.
• 10: Noel Eisley , Li-Shiuan Peh, High-level power analysis for on-chip networks, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA [doi>10.1145/1023833.1023849]
• 11: Gigascale Systems Research Center (GSRC), 2006. Available {online} http://www.gigascale.org/roadmap/.
• 12: Cheng-Ta Hsieh , Massoud Pedram , Gaurav Mehta , Fred Rastgar, Profile-driven program synthesis for evaluation of system power dissipation, Proceedings of the 34th annual conference on Design automation, p.576-581, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266288]
• 13: C. Isci and M. Martonosi. Phase Characterization for Power: Evaluating Control-Flow-Based and Event-Counter-Based Techniques. In Proc. of the International Symposium on High Performance Computer Architecture, pp. 121--132, Feb. 2006.
• 14: Jason Sungtae Kim , Michael Bedford Taylor , Jason Miller , David Wentzlaff, Energy characterization of a tiled architecture processor with on-chip networks, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871610]
• 15: Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005 [doi>10.1109/MM.2005.35]
• 16: E. Macii et al. High-Level Power Modeling, Estimation, and Optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 11, Nov. 1998.
• 17: S. McFarling , J. Hennesey, Reducing the cost of branches, Proceedings of the 13th annual international symposium on Computer architecture, p.396-403, June 02-05, 1986, Tokyo, Japan
• 18: Brett H. Meyer , Joshua J. Pieper , JoAnn M. Paul , Jeffrey E. Nelson , Sean M. Pieper , Anthony G. Rowe, Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors, IEEE Transactions on Computers, v.54 n.6, p.684-697, June 2005 [doi>10.1109/TC.2005.103]
• 19: MIT Raw Team, personal communication, 2006.
• 20: John Oliver , Ravishankar Rao , Paul Sultana , Jedidiah Crandall , Erik Czernikowski , Leslie W. Jones IV , Diana Franklin , Venkatesh Akella , Frederic T. Chong, Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor, Proceedings of the 31st annual international symposium on Computer architecture, p.150, June 19-23, 2004, München, Germany
• 21: Vijay S. Pai , Parthasarathy Ranganathan , Sarita V. Adve, The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.72, February 01-05, 1997
• 22: Massoud Pedram , Qing Wu, Design considerations for battery-powered electronics, Proceedings of the 36th ACM/IEEE conference on Design automation, p.861-866, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310089]
• 23: D. Penry et al. Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-Processors. In Proc. of International Symposium on High Performance Computer Architecture, pp. 29--40, Feb. 2006.
• 24: D. Pham et al. The Design and Implementation of a First-Generation Cell Processor. In Proc. of the International Solid-State Circuits Conference, pp. 184--185, March 2005.
• 25: PoPNet Simulator, 2006. Available {online} http://www.princeton.edu/~lshang/popnet.html.
• 26: Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 27: Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, The energy efficiency of CMP vs. SMT for multimedia workloads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France [doi>10.1145/1006209.1006238]
• 28: Li Shang , Li-Shiuan Peh , Niraj K. Jha, PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782830]
• 29: Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Thermal Modeling, Characterization and Management of On-Chip Networks, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.67-78, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.35]
• 30: T. Sherwoood et al. Automatically Characterizing Large Scale Program Behavior. ACM SIGPLAN Notices, Vol. 37, No. 10, pp. 45--57, Oct. 2002.
• 31: Simics, 2006. Available {online}:www.simics.net.
• 32: Simple Scalar LLC, 2006. Available {online}: http://www.simplescalar.com.
• 33: Vassos Soteriou , Noel Eisley , Li-Shiuan Peh, Software-directed power-aware interconnection networks, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA [doi>10.1145/1086297.1086333]
• 34: Michael Bedford Taylor , Walter Lee , Jason Miller , David Wentzlaff , Ian Bratt , Ben Greenwald , Henry Hoffmann , Paul Johnson , Jason Kim , James Psota , Arvind Saraf , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams, Proceedings of the 31st annual international symposium on Computer architecture, p.2, June 19-23, 2004, München, Germany
• 35: Michael Bedford Taylor , Walter Lee , Saman P. Amarasinghe , Anant Agarwal, Scalar Operand Networks, IEEE Transactions on Parallel and Distributed Systems, v.16 n.2, p.145-162, February 2005 [doi>10.1109/TPDS.2005.24]
• 36: The Standard Performance Evaluation Corporation, 2006. Available {online}: http://www.spec.org.
• 37: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 38: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.384-390, November 06-10, 1994, San Jose, California, United States
• 39: Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, Microarchitectural exploration with Liberty, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 40: Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 41: W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th conference on Design automation, p.340-345, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337436]
• 42: Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996 [doi>10.1109/40.491460]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.0 General

General Terms:
Design, Theory

Keywords:
chip multiprocessor (CMP), multi-core, power analysis, simulation, system-on-a-chip (SoC)