Extensible control architectures

ABSTRACT

Architectural advances of modern systems has often been at odds with control complexity, requiring significant effort in both design and verification. This is particularly true for sequential controllers, where machine complexity can quickly surpass designer ability. Traditional solutions to this problem require elaborate specifications that are difficult to maintain and extend. Further, the logic generated from these specifications bares no resemblance to the intended behavior and often fails to meet design performance constraints. In the process of designing a multi-threaded, dynamically-pipelined microcontroller, we encountered a number of common difficulties that arise from the inadequacies of traditional pipeline design methodologies. Through the use of a novel nondeterministic finite automata (NFA) specification model, we were able to implement an extensible control structure with minimal design effort. In this paper we present a viable pipeline controller specification methodology using the pyPBS language, which enables minimal effort control partitioning and compact behavioral representation. The structure of the language encourages design decisions that promote efficient modular constructions which can be easily integrated and extended. We present an overview of the our methodology including background on the pyPBS synthesis model, an architectural overview of our multi-threaded microcontroller, and implementation details for the control structure of the design including the complete control specifications. In addition, we show that the applicative nature of the pyPBS language allows for addition of a multi-cycle multiplication unit with minimal effort.

REFERENCES

• 1: Albert Benveniste , Paul Le Guernic , Christian Jacquemot, Synchronous programming with events and relations: the SIGNAL language and its semantics, Science of Computer Programming, v.16 n.2, p.103-149, Sept. 1991 [doi>10.1016/0167-6423(91)90001-E]
• 2: Gérard Berry , Georges Gonthier, The ESTEREL synchronous programming language: design, semantics, implementation, Science of Computer Programming, v.19 n.2, p.87-152, Nov. 1992 [doi>10.1016/0167-6423(92)90005-V]
• 3: D. F. C. Eisner. Sugar 2.0 proposal presented to the accellera formal verificaition technical committee.
• 4: P. Caspi , D. Pilaud , N. Halbwachs , J. A. Plaice, LUSTRE: a declarative language for real-time programming, Proceedings of the 14th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.178-188, January 21-23, 1987, Munich, West Germany [doi>10.1145/41625.41641]
• 5: A. Crews , F. Brewer, Controller optimization for protocol intensive applications, Proceedings of the conference on European design automation, p.140-145, September 1996, Geneva, Switzerland
• 6: David Harel, Statecharts: A visual formalism for complex systems, Science of Computer Programming, v.8 n.3, p.231-274, June 1, 1987 [doi>10.1016/0167-6423(87)90035-9]
• 7: James C. Hoe , Arvind, Synthesis of operation-centric hardware descriptions, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 8: J. C. Hoe and G. Nordin. Synchronous extensions to operation-centric hardware description languages. In MemoCODE 04 June 2004.
• 9: G. Hoover and F. Brewer. Pypbs design and methodologies. In Third International Conference on Formal Methods and Models for Codesign pages 55--64, 2005.
• 10: Greg Hoover , Forrest Brewer , Timothy Sherwood, A case study of multi-threading in the embedded space, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176760.1176803]
• 11: Wolfgang Meyer , Andrew Seawright , Fumiya Tada, Design and synthesis of array structured telecommunication processing applications, Proceedings of the 34th annual conference on Design automation, p.486-491, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266209]
• 12: Marcio T. Oliveira , Alan J. Hu, High-Level specification and automatic generation of IP interface monitors, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513952]
• 13: A. Seawright and F. Brewer. Clairvoyant: A system for production-based specifications. In IEEE Transactions on VLSI Systems volume 2, pages 172--185, June 1994.
• 14: A. Seawright , J. Buck , U. Holtmann , W. Meyer , B. Pangrle , R. Verbrugghe, A system for compiling and debugging structured data processing controllers, Proceedings of the conference on European design automation, p.86-91, September 1996, Geneva, Switzerland
• 15: Allan Snavely , Larry Carter , Jay Boisseau , Amit Majumdar , Kang Su Gatlin , Nick Mitchell , John Feo , Brian Koblenz, Multi-processor performance on the Tera MTA, Proceedings of the 1998 ACM/IEEE conference on Supercomputing (CDROM), p.1-8, November 07-13, 1998, San Jose, CA

INDEX TERMS

Primary Classification:
  B. Hardware
  B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
      B.1.1 Control Design Styles

Additional Classification:
  B. Hardware
  B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
      B.1.2 Control Structure Performance Analysis and Design Aids
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Sequential circuits
      B.6.3 Design Aids
          Subjects: Hardware description languages; Automatic synthesis

General Terms:
Design, Languages

Keywords:
control architecture, specification methodology