Automatic generation of transaction level models for rapid design space exploration

ABSTRACT

Transaction-level modeling has been touted to improve simulation performance and modeling efficiency for early design space exploration. But no tools are available to generate such transaction-level models from abstract input descriptions. Designers have to write such models manually, which is a tedious and error-prone task, and one of bottlenecks in improving designer's productivity. In this paper, we propose a method to generate transaction-level models from virtual architecture models where components communicate via abstract message-passing channels. We have applied our approach to a set of industrial-strength examples with a wide range of target architectures. Experimental results show that significant productivity gains can be achieved, demonstrating the effectiveness and benefits of our approach for rapid, early exploration of communication design space.

REFERENCES

• 1: Marcello Coppola , Stephane Curaba , Miltos Grammatikakis , Giuseppe Maruccia, IPSIM: SystemC 3.0 Enhancements for Communication Refinement, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20106, March 03-07, 2003
• 2: CoWare Platform Architect. Available at http://www.coware.com/products/platformarchitect.php.
• 3: ARM MaxSim Tools. Available at http://www.arm.com/products/DevTools/MaxSim.html.
• 4: Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
• 5: D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, Jan. 2000.
• 6: Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944651]
• 7: Ti-Yen Yen , Wayne Wolf, Communication synthesis for distributed embedded systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.288-294, November 05-09, 1995, San Jose, California, United States
• 8: Ross B. Ortega , Gaetano Borriello, Communication synthesis for distributed embedded systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.437-444, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289067]
• 9: Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Extending the transaction level modeling approach for fast communication architecture exploration, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996603]
• 10: Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Efficient exploration of the SoC communication architecture design space, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 11: Damien Lyonnard , Sungjoo Yoo , Amer Baghdadi , Ahmed A. Jerraya, Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip, Proceedings of the 38th conference on Design automation, p.518-523, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379015]
• 12: Junyu Peng , Daniel D. Gajski, System-level automatic model refinement, 2004
• 13: A. Gerstlauer, G. Schirner, D. Shin, and J. Peng. Necessary and sufficient functionality and parameters for SoC Communication. CECS, Univ. of California, Irvine, Tech. Rep. CECS-TR-06-1, May 2006.
• 14: Gunar Schirner , Rainer Dömer, Quantitative analysis of transaction level models for the AMBA bus, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 15: Andreas Wieferink , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Tom Michiels , Achim Nohl , Tim Kogel, Retargetable generation of TLM bus interfaces for MP-SoC platforms, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084898]
• 16: Haobo Yu , Andreas Gerstlauer , Daniel Gajski, RTOS scheduling in transaction level models, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944653]

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Algorithms, Design

Keywords:
communication synthesis, transaction-level model