Hardware based frequency/voltage control of voltage frequency island systems

ABSTRACT

The ability to do fine grain power management via local voltage selection has shown much promise via the use of Voltage/Frequency Islands (VFIs). VFI-based designs combine the advantages of using fine-grain speed and voltage control for reducing energy requirements, while allowing for maintaining performance constraints. We propose a hardware based technique to dynamically change the clock frequencies and potentially voltages of a VFI system driven by the dynamic workload. This technique tries to change the frequency of a synchronous island such that it will have efficient power utilization while satisfying performance constraints. We propose a hardware design that can be used to change the frequencies of various synchronous islands interconnected together by mixed-clock/mixed-voltage FIFO interfaces. Results show up to 65% power savings for the set of benchmarks considered with no loss in throughput.

REFERENCES

• 1: Embedded systems synthesis benchmarks suite (e3s). http://www.ece.northwestern.edu/~dickrp/e3s/.
• 2: Ibm blue logic cu-08 voltage islands. http://www.ibm.com/chips/products/asics/products/v_island.html.
• 3: International technology roadmap for semiconductors. http://public.itrs.net.
• 4: A. Agiwal , M. Singh, An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1006-1013, November 06-10, 2005, San Jose, CA
• 5: J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States [doi>10.1145/360128.360148]
• 6: Tiberiu Chelcea , Steven M. Nowick, A Low-Latency FIFO for Mixed-Clock Systems, Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), p.119, April 27-28, 2000
• 7: A. Dasdan. Rate analysis of embedded systems. Ph.D. thesis, University of Illinois at Urbana Champagne, 1998.
• 8: C. Hu. Devices and Technology Impact on Low Power Electronics, Low Power Design Methodolgies. Kluwer Academic Publishers, 1996.
• 9: Anoop Iyer , Diana Marculescu, Power efficiency of voltage scaling in multiple clock, multiple voltage cores, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.379-386, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774629]
• 10: Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
• 11: Lars S. Nielsen , Cees Niessen, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.391-397, Dec. 1994 [doi>10.1109/92.335008]
• 12: Koushik Niyogi , Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120852]
• 13: R. Rao , S. Vrudhula, Battery optimization vs energy optimization: which to choose and when?, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.439-445, November 06-10, 2005, San Jose, CA
• 14: Greg Semeraro , Grigorios Magklis , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Michael L. Scott, Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.29, February 02-06, 2002
• 15: Emil Talpes , Diana Marculescu, A critical analysis of application-adaptive multiple clock processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871576]
• 16: Qiang Wu , Philo Juang , Margaret Martonosi , Douglas W. Clark, Formal online methods for voltage/frequency control in multiple clock domain microprocessors, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.m Miscellaneous

General Terms:
Design, Performance

Keywords:
dynamic frequency and voltage scaling, globally asynchronous locally synchronous, mixed-clock fifos, throughput, voltage-frequency islands