Introspective 3D chips

ABSTRACT

While the number of transistors on a chip increases exponentially over time, the productivity that can be realized from these systems has not kept pace. To deal with the complexity of modern systems, software developers are increasingly dependent on specialized development tools such as security profilers, memory leak identifiers, data flight recorders, and dynamic type analysis. Many of these tools require full-system data which covers multiple interacting threads, processes, and processors. Reducing the performance penalty and complexity of these software tools is critical to those developing next generation applications, and many researchers have proposed adding specialized hardware to assist in profiling and introspection. Unfortunately, while this additional hardware would be incredibly beneficial to developers, the cost of this hardware must be paid on every single die that is manufactured.In this paper, we argue that a new way to attack this problem is with the addition of specialized analysis hardware built on separate active layers stacked vertically on the processor die using 3D IC technology. This provides a modular "snap-on" functionality that could be included with developer systems, and omitted from consumer systems to keep the cost impact to a minimum. In this paper we describe the advantage of using inter-die vias for introspection and we quantify the impact they can have in terms of the area, power, temperature, and routability of the resulting systems. We show that hardware stubs could be inserted into commodity processors at design time that would allow analysis layers to be bonded to development chips, and that these stubs would increase area and power by no more than 0.021mm² and 0.9% respectively.

REFERENCES

• 1: International Technology Roadmap for Semiconductors, 2001.
• 2: Workshop on Hardware Performance Monitor Design and Functionality in conjunction with HPCA-11, 2005.
• 3: N. Goldsman A. Akturk and G.Metze. Self-Consistent Modeling of Heating and MOSFET Performance in 3-D Integrated Circuits. IEEE Transactions on Electron Devices, 52(11):2395--2403, 2005.
• 4: Cristinel Ababei , Yan Feng , Brent Goplen , Hushrav Mogal , Tianpei Zhang , Kia Bazargan , Sachin Sapatnekar, Placement and Routing in 3D Integrated Circuits, IEEE Design & Test, v.22 n.6, p.520-531, November 2005 [doi>10.1109/MDT.2005.150]
• 5: Egil Juliussen , Portia Isaacson , Luanne Kruse, Computer industry almanac, Computer Industry Almanac, Inc., Incline Village, NV, 1987
• 6: Jennifer M. Anderson , Lance M. Berc , Jeffrey Dean , Sanjay Ghemawat , Monika R. Henzinger , Shun-Tak A. Leung , Richard L. Sites , Mark T. Vandevoorde , Carl A. Waldspurger , William E. Weihl, Continuous profiling: where have all the cycles gone?, ACM Transactions on Computer Systems (TOCS), v.15 n.4, p.357-390, Nov. 1997 [doi>10.1145/265924.265925]
• 7: K. Banerjee, S-C. Lin, A. Keshavarzi, S. Narendra, and V. De. A Self-Consistent Junction Temperature Estimation Methodology for Nanometer scale ICs with Implications for Performance and Thermal Management. In IEEE International Electron Devices Meeting (IEDM), pages 887--890, 2003.
• 8: Kaustav Banerjee, Shukri J. Souri, Pawan Kapur, and Krishna C. Saraswat. 3-d ics: A Novel Chip Design for Improving Deep Submicron Interconnect Performance and Systems-on-Chip Integration. Proceedings of the IEEE, 89(5):602--633, May 2001.
• 9: Peter Benkart , Alexander Kaiser , Andreas Munding , Markus Bschorr , Hans-Joerg Pfleiderer , Erhard Kohn , Arne Heittmann , Holger Huebner , Ulrich Ramacher, 3D Chip Stack Technology Using Through-Chip Interconnects, IEEE Design & Test, v.22 n.6, p.512-518, November 2005 [doi>10.1109/MDT.2005.125]
• 10: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 11: J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States [doi>10.1145/360128.360148]
• 12: Lawrence T. Clark, E.J. Hoffman, J. Miller, M. Biyani, Y. Liao, S. Strazdus, M. Morrow, K.E. Velarde, and M.A. Yarch. An embedded 32-b microprocessor core for low-power and highperformance applications. volume 36, pages 1599--1608, November 2001.
• 13: Thomas M. Conte , Burzin A. Patel , J. Stan Cox, Using branch handling hardware to support profile-driven optimization, Proceedings of the 27th annual international symposium on Microarchitecture, p.12-21, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192726]
• 14: Thomas M. Conte , Kishore N. Menezes , Mary Ann Hirsch, Accurate and practical profile-driven compilation using the profile buffer, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.36-45, December 02-04, 1996, Paris, France
• 15: Marc L. Corliss , E. Christopher Lewis , Amir Roth, DISE: a programmable macro engine for customizing applications, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 16: Marc L. Corliss , E Christopher Lewis , Amir Roth, Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.303-314, February 12-16, 2005 [doi>10.1109/HPCA.2005.18]
• 17: Digital Equipment Corporation. Alpha 21164 Microprocessor Hardware Reference Manual. 1995.
• 18: Intel Corporation. Pentium(r) Pro Processor Developer's Manual. In McGraw-Hill, June 1997.
• 19: Jedidiah R. Crandall , Frederic T. Chong, Minos: Control Data Attack Prevention Orthogonal to Memory Model, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.221-232, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.26]
• 20: W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005 [doi>10.1109/MDT.2005.136]
• 21: Jeffrey Dean , James E. Hicks , Carl A. Waldspurger , William E. Weihl , George Chrysos, ProfileMe: hardware support for instruction-level profiling on out-of-order processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.292-302, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 22: J. Douglas and H.H. Rachford. On the numerical solution of heat conduction problems in two or three space variables. Transactions on American Mathematical Society, pages 421--439, 1956.
• 23: Timothy Heil , James E. Smith, Relational profiling: enabling thread-level parallelism in virtual machines, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.281-290, December 2000, Monterey, California, United States [doi>10.1145/360128.360156]
• 24: MIPS Technologies Inc. MIPS R10000 Microprocessor User's Manual. 1995.
• 25: Canturk Isci , Margaret Martonosi, Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.93, December 03-05, 2003
• 26: Philip Jacob , Okan Erdogan , Aamir Zia , Paul M. Belemjian , Russell P. Kraft , John F. McDonald, Predicting the Performance of a 3D Processor-Memory Chip Stack, IEEE Design & Test, v.22 n.6, p.540-547, November 2005 [doi>10.1109/MDT.2005.151]
• 27: Trevor Jim , J. Greg Morrisett , Dan Grossman , Michael W. Hicks , James Cheney , Yanling Wang, Cyclone: A Safe Dialect of C, Proceedings of the General Track: 2002 USENIX Annual Technical Conference, p.275-288, June 10-15, 2002
• 28: Michael B. Kleiner, Stefan A. Kühn, and Werner Weber. Performance improvement of the memory hierarchy of RISC systems by applications of 3-D technology. In ISCAS, pages 2305--2308, 1995.
• 29: Rajesh Kumar, Interconnect and noise immunity design for the Pentium 4 processor, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776068]
• 30: Kyeong-Jae Lee , Kevin Skadron, Using Performance Counters for Runtime Temperature Sensing in High-Performance Processors, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 11, p.232.1, April 04-08, 2005 [doi>10.1109/IPDPS.2005.448]
• 31: Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147160]
• 32: Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005 [doi>10.1109/MDT.2005.134]
• 33: M. Mamidipaka and Nikil Dutt. eCACTI: An Enhanced Power Model for On-chip Caches. Technical Report CECS TR-04-28, September 2004.
• 34: Claude Massit and Nicolas Gerard. Three-dimensional multichip module United States Patents, US 5373189, December 1994.
• 35: Miura et al. A 195gb/s 1.2w 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme. In IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pages 264--265, Feb 2005.
• 36: Satish Narayanasamy , Gilles Pokam , Brad Calder, BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging, Proceedings of the 32nd Annual International Symposium on Computer Architecture, p.284-295, June 04-08, 2005
• 37: K. Narbos and J. White. Fastcap: A multipole accelerated 3D capacitance extraction program. IEEE Trans. on CAD, 10(11):1447--1459, 1991.
• 38: George C. Necula , Scott McPeak , Westley Weimer, CCured: type-safe retrofitting of legacy code, Proceedings of the 29th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.128-139, January 16-18, 2002, Portland, Oregon
• 39: M.N. Ozisik. Boundary value problems of heat conduction, 2002.
• 40: D.W. Peaceman and H.H. Rachford. The numerical solution of parabolic and elliptic differential equations. Journal of the Society for Industrial and Applied Mathematics (SIAM), pages 28--41, 1995.
• 41: R.V. Peri, S. Jinturkar, and L. Fajardo. A Novel Technique for Profiling Programs in Embedded Systems. In ACM Workshop on Feedback-Directed and Dynamic Optimization, 1999.
• 42: Kiran Puttaswamy , Gabriel H. Loh, Implementing Caches in a 3D Technology for High Performance Processors, Proceedings of the 2005 International Conference on Computer Design, p.525-532, October 02-05, 2005 [doi>10.1109/ICCD.2005.65]
• 43: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 44: G. Edward Suh , Jae W. Lee , David Zhang , Srinivas Devadas, Secure program execution via dynamic information flow tracking, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA
• 45: Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005 [doi>10.1109/ICCD.2005.108]
• 46: Kapil Vaswani , Matthew J. Thazhuthaveetil , Y. N. Srikant, A Programmable Hardware Path Profiler, Proceedings of the international symposium on Code generation and optimization, p.217-228, March 20-23, 2005 [doi>10.1109/CGO.2005.3]
• 47: Emmett Witchel , Josh Cates , Krste Asanović, Mondrian memory protection, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California
• 48: Emmett Witchel , Junghwan Rhee , Krste Asanović, Mondrix: memory isolation for linux using mondriaan memory protection, Proceedings of the twentieth ACM symposium on Operating systems principles, October 23-26, 2005, Brighton, United Kingdom
• 49: Min Xu , Rastislav Bodik , Mark D. Hill, A "flight data recorder" for enabling full-system multiprocessor deterministic replay, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 50: Suan Hsi Yong , Susan Horwitz, Protecting C programs from attacks via invalid pointer dereferences, Proceedings of the 9th European software engineering conference held jointly with 11th ACM SIGSOFT international symposium on Foundations of software engineering, September 01-05, 2003, Helsinki, Finland
• 51: Annie (Yujuan) Zeng , James (JianQiang) Lu , Kenneth Rose , Ronald J. Gutmann, First-Order Performance Prediction of Cache Memory with Wafer-Level3D Integration, IEEE Design & Test, v.22 n.6, p.548-555, November 2005 [doi>10.1109/MDT.2005.138]
• 52: Craig B. Zilles , Gurindar S. Sohi, A Programmable Co-processor for Profiling, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.241, January 20-24, 2001

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

General Terms:
Design, Performance

Keywords:
3D Architectures, hardware support for profiling, introspection